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Abstract
Phase-Locked Loops (PLLs) are essential building blocks to wireless communications
as they are responsible for implementing the frequency synthesizer within a wireless
transceiver. In order to maintain the rapid pace of development thus far seen in
wireless technology, the PLL must develop accordingly to meet the increasingly demanding
requirements imposed on it by today’s (and tomorrows) wireless devices. Specifically
this entails meeting stringent noise specifications imposed by modern wireless standards,
meeting low power consumption budgets to prolong battery lifetimes, operating under
reduced supply voltages imposed by modern technology nodes and within the noisy
environments of complex system-on-chip (SOC) designs, all in addition to consuming as
little silicon area as possible. The ability of the PLL to achieve the above is thus key to its
continual progress in enabling wireless technology achieve increasingly powerful products
which increasingly benefit our daily lives.
This thesis furthers the development of PLLs with respect to meeting the challenges
imposed upon it by modern wireless technology, in two ways. Firstly, the thesis describes in
detail the advantages to be gained through employing a fully differential PLL. Specifically,
such PLLs are shown to achieve low noise performance, consume less silicon area than their
conventional counterparts whilst consuming similar power, and being better suited to the
low supply voltages imposed by continual technology downsizing.
Secondly, the thesis proposes a sub-banded VCO architecture which, in addition to
satisfying simultaneous requirements for large tuning ranges and low phase noise, achieves
significant reductions in PLL loop bandwidth variation. First and foremost, this improves
on the stability of the PLL in addition to improving its dynamic locking behaviour whilst
offering further improvements in overall noise performance. Since the proposed sub-banded
architecture requires no additional power over a conventional sub-banded architecture, the
solution thus remains attractive to the realm of low power design.
i
These two developments combine to form a fully differential PLL with reduced loop
bandwidth variation. As such, the resulting PLL is well suited to meeting the increasingly
demanding requirements imposed on it by today’s (and tomorrows) wireless devices, and
thus applicable to the continual development of wireless technology in benefitting our daily
lives.
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CHAPTER 1
Introduction
1.1 Motivation
You don’t need to be an electronic engineer to realise that our everyday lives are becoming
increasingly dependant on wireless communications. Advances in wireless technology have
made the transfer or sharing of information between people simple and efficient thereby
maximising its impact to society around the globe.
Central to wireless technology is the wireless transceiver, since it is its task to enable
any information be transferred (or received) from (or to) a wireless device. Viewing the
basic block diagram for a wireless transceiver in Fig. 1.1 enables us to qualitatively describe
its basic operation, in addition to identifying the blocks most fundamental to it, and hence
wireless communication itself.
Frequency 
Synthesizer
LO
Duplexer 
Filter
Low-Noise 
Amplifier 
(LNA)
Power 
Amplifier (PA)
Mixer
Mixer
Fig. 1.1: Basic block diagram of a wireless transceiver
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From Fig. 1.1 we can see the wireless transceiver to consist of two parallel paths. The
top path is responsible for receiving the incoming (weak) RF signal which it then amplifies
(with the low noise amplifier) before mixing it down (with the mixer and frequency
synthesizer) to a lower frequency baseband signal for data manipulation elsewhere within
the wireless device. The bottom path is then responsible for transmitting the outgoing
signal which it does by first mixing the original baseband signal up to an RF frequency
(with the mixer and frequency synthesizer) prior to amplifying the RF signals power
(with the power amplifier) and transmitting it. As such, each of the illustrated blocks are
fundamental to a wireless transceiver and hence the wireless revolution which has impacted
so significantly the last decade or so of innovation. Although the low noise amplifier (LNA)
and power amplifier (PA) are extremely important, their further description is beyond the
scope of this thesis which focuses solely on the most popular realisation of a frequency
synthesizer.
The frequency synthesizer is responsible for generating a stable output frequency
with which to mix the received (or transmitted) signal down to lower (or up to higher)
frequencies. Stand alone on-chip local oscillators (LO) cannot be used to replace the
synthesizer block as their output frequency will not be stable i.e. it will drift from its
nominal value. Off-chip stable crystal oscillators can also not be used on their own as
they provide no tuning mechanism thereby requiring impractical numbers to be used
for modern day wireless specifications (for example: GSM1800 would require 374 such
oscillators). Therefore, the most popular means of realising a frequency synthesizer which
generates a stable output frequency is with a Phase-Locked Loop (PLL). Therefore the
PLL, first proposed in 1932 [1], becomes the cornerstone of wireless technology.
Even though literature on PLLs dates back to 1919 [2], [3], it wasn’t until their
introduction in integrated circuit (IC) form that their popularity really took off. This
occurred in the 1970’s with the introduction of the 4046 CMOS Micropower PLL from
RCA [4], which allowed designers to implement a frequency synthesizer ranging from tens
of kilohertz to 1MHz using an external loop filter and feedback divider.1 Since then the
significance of the PLL, along with improvements in fabrication technology, have greatly
improved on the 4046 model, with modern day PLLs typically being approx. 2000 times
smaller with output frequencies approx. 2000 times larger for a given power consumption
[5]. As such, it is common nowadays to find complete transceiver systems embedded on a
single IC or as part of a complex system-on-chip (SOC) design.
However, with such high integration comes new design challenges. Firstly, wireless
transceivers must operate to various specifications which typically place demanding
requirements on the overall noise performance of the PLL. Given that increased integration
typically increases common-mode noise (discussed in chapters 3 and 4), low noise
1A complete description of the PLL and its various blocks is provided in chapter 2.
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performance becomes particularly challenging for PLLs embedded on complex SOCs. In
order to ensure the specified output frequency range is reliably covered over process,
voltage and temperature (PVT) variation, and to enable multi-band (or standard)
operation, modern day PLLs must typically operate over large frequency ranges. However,
as will be shown in chapters 2 and 3, this directly conflicts with low noise performance.
In addition, circuits intended for wireless applications should consume as little power as
possible so as to maximise the battery life of the end wireless product. This places emphasis
on the overall power consumption of the PLL which, as will be seen in chapter 2, can also
directly conflict with low noise requirements. High integration is then made possible
with technology downsizing whereby device dimensions are scaled down by a constant
factor. However, hand in hand with this comes a downsizing of supply voltages which, as
will be shown throughout chapters 2 and 3, can place severe limitations on overall PLL
operation/performance. Further increases in device integration then require the overall
silicon area consumption of the PLL to be reduced, requiring new circuit techniques to be
achieved without degrading the performance of the end system.
Despite these challenges, in order to maintain the rapid progress we have seen up to
this point in wireless technology, it is the task of the design engineer to meet the required
specifications in realising PLLs which consume less silicon area and power whilst offering
improved performance. The end result of such efforts is thus the realisation of more
powerful wireless products which operate faster, perform better and consume less battery
power, thereby impacting our everyday lives to an even greater extent than has been seen.
1.2 Objective of this Thesis
The objective of this thesis is to realise a PLL architecture suitable for implementation in
modern day wireless transceivers. Such a PLL would therefore be extremely applicable in
furthering the impact wireless technology has on modern day society.
1.3 Contributions of this Thesis
This thesis achieves the following two contributions:
1. Firstly, the thesis shows a fully differential PLL to achieve low noise operation (even
in the presence of large scale common-mode noise) whilst consuming less silicon
area over conventional PLLs and being applicable to low technology nodes with
reduced voltage supplies. As these achievements come at the cost of no significant
increases in power consumption, the resulting PLL is thereby deemed well suited for
implementation as the frequency synthesizer within wireless transceivers embedded
on complex SOCs, fabricated in low technology nodes.
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2. Secondly, this thesis presents a VCO architecture which achieves low noise operation
over wide frequency ranges, whilst also reducing variations in loop bandwidth which
would otherwise result using conventional VCO architectures. As this comes at the
cost of no increase in power consumption, it is deemed highly applicable for use in
PLLs used in modern day wireless products.
1.4 Structure of this Thesis
This thesis is divided into the following parts:
• Chapter 2 presents a system overview of a PLL. Through this, the basic operation
of a PLL is explained (both qualitatively and quantitatively), its key components
described and most important design criteria/parameters identified. Following from
this, the choice of PLL architecture, upon which the final PLL of this thesis is
based, is justified with its main weaknesses (which will be addressed in forthcoming
chapters) being identified.
• Chapter 3 explains in detail the primary RF block of a PLL - the VCO.2 Through
this, the operating principles and design criteria for the VCO are detailed, its various
components described in addition to modelling its noise behaviour. Following from
this, the choice of VCO architecture, upon which the VCO used in the final PLL of
this thesis is based, is justified with its main weaknesses (which will be addressed in
forthcoming chapters) being identified.
• Chapter 4 presents the fully differential PLL as an excellent solution to issues such as
low noise operation and operation with reduced supply voltages. Furthermore, this
is shown to be achievable using less silicon area over conventional PLL architectures
without significantly adding to the overall power budget of the circuit. Following
from this, the fully differential PLL, upon which the final PLL of this thesis is based,
is justified.
• Chapter 5 addresses variation of the most important PLL design parameter (loop
bandwidth) from its nominal, designed for value. Specifically, this issue is addressed
by dramatically reducing a prominent source of loop bandwidth variation arising
from VCO architectures seeking to achieve low noise operation over wide frequency
ranges. Following from this, the VCO architecture for the final PLL of this thesis is
justified.
• Chapter 6 presents the final PLL of this thesis - a fully differential PLL with reduced
loop bandwidth variation. Schematics of the PLL and specifications which it was
2The VCO can be viewed as the LO in Fig. 1.1.
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designed to meet are presented. All necessary simulations required to verify the
functionality and performance of the PLL are also included to completely justify its
choice for meeting the design challenges encountered in modern day PLL design.
• Chapter 7 concludes the thesis in addition to presenting possibilities for future work.
5
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Phase-Locked Loop Overview
At the heart of a Phase-Locked Loop (PLL) is a negative feedback system seeking to
counteract any changes in the output signal which would otherwise force it to deviate
from a multiple of the input signal. This is achieved by matching the phase and frequency
of the input signal thereby enabling it to be locked onto, and tracked, by the PLL.
Fundamental to PLL understanding is thus a solid grounding in its associated system
theory. As such, it is the core function of this chapter to provide that foundation by
describing and introducing the PLL predominantly at system level, upon which the lower
level detailed discussions of proceeding chapters will be based. It is therefore imperative
the reader be well versed on all the fundamentals discussed in this chapter.
2.1 Basic PLL Operation
The PLL is a negative feedback system whose primary function is to generate an output
signal with phase locked onto that of the input reference signal. In order to achieve this,
its output frequency must be equal to that of the input reference frequency, or equal to a
multiple (N) times the reference frequency. The core block diagram of a PLL is shown in
Fig. 2.1 which consists of a Phase Detector (PD), Loop Filter (LF), Voltage Controlled
Oscillator (VCO) and feedback divider (/N). As can be seen from this block diagram, both
the input reference (φref ) and feedback (φfb) signals are applied to the PD. The feedback
signal can be seen to be generated from the output of the VCO (φout) from which it can
be divided down by a factor of N , depending on end application requirements. The role
of the PD is then to generate an output signal whose mean is proportional to the phase
variation (phase error) existing between the two input signals. This mean is extracted by
6
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PD LF VCO
\ N
ᶲref
ᶲfb
ᶲout
Vctrl
Fig. 2.1: Basic block diagram of a PLL
the LF to be sensed by the VCO control line (Vctrl) which forces the VCO to adjust its
output frequency until (ideally) zero phase error is present at the input to the PD. At this
point, the PLL is said to have locked onto the phase and frequency of the input reference
signal.
PLL operation can be divided into the following two regions:
• Pull-in range (∆ωP ): This represents the input frequency error range (ωe) within
which the PLL will always lock. Frequency error ranges outside of this pull-in range
will never attain lock which is defined in section 2.2.2.
• Lock-in range (∆ωL): This represents the input frequency error range (ωe) within
which the PLL will lock within one loop iteration. PLL operation is generally
restricted to within this region which is approximated in section 2.7.1.
These concepts are illustrated in Fig. 2.2.
          ± ∆ωL           Lock-in range
        ± ∆ωH           Pull-in range
Input frequency error (ωe)
Fig. 2.2: Operation ranges of a PLL
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2.2 PLL Categories
The PLL can be divided into 3 categories: The analog PLL (APLL), digital PLL
(DPLL) and the all-digital PLL (ADPLL). The APLL and DPLL comprise very similar
architectures which only differ in phase detector architecture. The ADPLL comprises an
all digital architecture and will not be discussed in this thesis.
2.2.1 Analog PLL
Both input reference and feedback signals are applied to the inputs of a multiplier whose
mean output signal (extracted by the LF) varies in proportion to the input phase error.
This architecture dominated the earliest PLLs but is rarely used nowadays due to the
following disadvantages:
• Maximum phase error detectable is ±pi/2 rads. This results in small lock-in ranges
in comparison to those achievable for a DPLL.
• Pull-in range is dependent on LF architecture.
• Frequency detection is not possible. This leads to prolonged pull-in times.
• Gain of the PD is dependent on input signal amplitudes [6]. Where amplitudes are
not well controlled this may result in large variations of the PD gain which, as will
be shown in chapter 5, gives rise to undesirable loop characteristics.
2.2.2 Digital PLL
A DPLL employs a PD consisting of logic gates with all other blocks remaining similar to
the APLL. Various choices of PD exist for this type of PLL.
EXOR PD : Applying both the input reference and feedback signals to the input of an
XOR gate constitutes the simplest type of DPLL. This type of PD is an improvement
over a multiplier PD as its gain is independent on input signal amplitudes. However, it
can only detect phase errors between ±pi/2 rads resulting in small lock-in ranges where
frequency detection is not possible leading to prolonged pull-in times. Pull-in ranges are
also dependent on LF architecture.
JK-flipflop (Edge-triggered) PD : By applying both the input reference and feedback signals
to the edge-triggered inputs of a JK-flipflop a second type of PD can be realised. Like
the EXOR PD, the gain of the JK-flipflop is independent on input signal amplitudes,
although unlike the EXOR PD it can detect phase errors between ±pi rads leading to
increased lock-in ranges. Frequency detection is however once again not possible with
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pull-in ranges being dependant on LF architecture.
Phase-frequency-detector (PFD): The PFD is fundamentally different to the previous PDs
as, in addition to phase detection, it also provides frequency detection. The block diagram
of a basic PFD is illustrated in Fig. 2.3.
DFF
D
DFF
DVdd
Vdd
ᶲref
ᶲfb
UP
DN
Q
Q
clr
clr
Fig. 2.3: Block diagram of a basic PFD
Fig. 2.3 shows the PFD to consist of 2 D-type flipflops (DFFs) and an AND logic
gate. Both inputs of the DFFs are tied high with the input reference and feedback signals
applied to their clocking inputs. The outputs of the DFFs are denoted as ”UP” and
”DN” (down) and are connected via the AND gate back to the reset inputs of the DFFs.
This enables the following truth table of operation:
UP DN state
0 0 Z
0 1 -1
1 0 +1
1 1 X
Table 2.1: Truth table of operation for a PFD
As seen in Table 2.1, the resetting operation inhibits the final state to occur thereby
enabling the PFD to behave as a tri-state device. It is this tri-state behaviour which is
fundamental to the PFDs attractiveness over the EXOR or JK PDs as when UP = DN = 0
(which as will be shown in section 2.3 corresponds to the PLL being locked) the output
of the PFD is in a high impedance state. Since this output is connected to the LF (see
Fig. 2.1), the LF can thus have a finite output when its input is 0, causing it to behave
as an ideal integrator. Ideal integrators exhibit infinite DC gain and so given that pull-
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in range is directly proportional to the LF DC gain [7], this achieves the following ideal
pull-in range irrespective of LF architecture:
∆ωP →∞ (2.1)
In addition, the tristate behaviour also achieves frequency detection. To see how,
suppose that the input reference frequency is greater than the feedback frequency
i.e. ωref > ωfb. This forces the PFD to toggle between the states 0 and +1, spending
increasingly more time in the +1 state for ωref >> ωfb and never entering the -1 state.
Suppose now that the input reference frequency is less than the feedback frequency
i.e. ωref < ωfb. This forces the PFD to toggle between the states 0 and -1, spending
increasingly more time in the -1 state for ωref << ωfb and never entering the +1 state.
As the output varies monotonically with frequency error it is therefore capable of frequency
detection. This is an attractive feature as it greatly reduces pull-in time (shown in
section 6.6).
Plotting the mean value of PFD output (UPFD) against input phase error (φe) reveals
its transfer characteristic, as shown in Fig. 2.4.
ᶲe2π 4π0-2π-4π
UPFD
Fig. 2.4: Transfer characteristics of a PFD
The transfer characteristic of the PFD in Fig. 2.4 is seen to be highly non-linear. As phase
errors increase from 0 to ±2pi, the characteristic wraps around itself thereby creating a
periodic waveform of period 2pi. As a result the PFD is capable of detecting input phase
errors within the range:
−2pi < φe > 2pi (2.2)
This leads to increased lock-in ranges over the previous PDs (an approximate definition
is provided in section 2.7.1).
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2.3 Charge-Pump PLL (CP-PLL)
We know from the preceding section that the PFD proves the optimal choice for PD
as it provides (ideally) infinite pull-in ranges irrespective of LF architecture, reduced
pull-in times and extended lock ranges. When placed in a PLL, its output logic states
must be converted into analog signals to control the VCO. This is the function of the
charge-pump (CP) which always accompanies the PFD in a PLL to form a PFD-CP, as
shown in Fig. 2.5.
DFF
D
DFF
DVdd
Vdd
ᶲref
ᶲfb
UP
DN
Q
Q
clr
clr
Vdd
Icp
Icp
IUP
IDN
outcp
S1
S2
Fig. 2.5: Block digram of a basic PFD-CP
The CP shown in Fig. 2.5 has only one output thereby terming it a ”single-ended CP”.
It consists of a current source, current sink and two switches with inputs directly connected
to the outputs of the PFD. The switches control the current from the CP (Icp) where it is
sourced or sinked in proportion to the input phase error. Current is sourced through S1
which is controlled by the ”UP” output of the PFD. This source current is thereby termed
the ”UP current” (IUP ) with S1 termed the ”UP switch”. Current is sinked through S2
which is controlled by the ”DN” output of the PFD. This sink current is thereby termed
the ”DN current” (IDN ) with S2 termed the ”DN switch”. The UP and DN currents must
be respectively defined by a current source and current sink to maintain them constant
so as to achieve desirable loop performance (shown in section 2.7.4 and Chapter 5). The
combination of S1 and its current source is therefore termed the ”UP network” with S2
and its current sink termed the ”DN network”.
In Fig. 2.5, S1 and S2 are shown as ideal devices. However, in practice these are
realised as complimentary MOSFET devices whose behaviour is not so ideal. The resulting
single-ended CP is shown in Fig. 2.6 where the UP (S1) and DN (S2) switches are realised
with PMOS (M1) and NMOS (M2) devices respectively.
11
CHAPTER 2. PHASE-LOCKED LOOP OVERVIEW
UP
DN
Vdd
Icp
Icp
CPout
M1
M2
Fig. 2.6: Single-ended CP with practical switches
The non-ideal behaviour of these practical switches arises due to the capacitance now
seen at the PFD outputs. This is dominated by the input gate capacitances of M1 and M2
which must be charged up prior to an inversion layer forming and the MOSFETs turning
on. This renders a finite turn-on time for the switches which can create problems for the
detection of small input phase errors. Small input phase errors render narrow pulses on
the PFD outputs, whose pulse durations may be insufficient for turning on the switches
and sourcing or sinking the required proportional current. Such small input phase errors
thus go undetected leading to a deadzone of operation defined as:
−φdz ≤ φe ≥ +φdz (2.3)
where the maximum undetected input phase error is represented as φdz.
Fortunately, due to finite propagation times within the PFD it outputs narrow pulses
at a frequency ωref when the PLL is in lock (i.e. in steady state). Provided the duration
of these steady state pulses are longer than the turn-on times of the switches, the switches
will be on for any input phase error present. Therefore, this undesirable deadzone can be
eliminated if the following is adhered to:
tpfd > ton (2.4)
where the duration of PFD steady state pulse widths and the turn-on time of the CP
switches are represented by tpfd and ton respectively. This is achieved in practice by
inserting a delay (chain of inverters) with propagation time equal to ton, in the reset path
of the PFD. This therefore modifies the PFD-CP block diagram of Fig. 2.5 to its more
realistic implementation in Fig. 2.7, where the delay block is depicted as ton.
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DFF
D
DFF
DVdd
Vdd
ᶲref
ᶲfb
UP
DN
Q
Q
clr
clr
Vdd
Icp
Icp
+ Icp
- Icp
outcp
M1
M2
ton
Fig. 2.7: Practical PFD-CP which eliminates deadzone
As can be seen in Fig. 2.7, an inverter is inserted after the input to the AND gate and
connected to the gate of M1. This inverter can be inserted on either of the CP input lines
and is simply required to achieve equivalent behaviour between both switches.
When placed in a PLL, the PFD-CP realises a charge-pump PLL (CP-PLL) whose
block diagram is shown in Fig. 2.8.
LF VCO
\ N
ᶲref
ᶲfb
ᶲout
D
DVdd
Vdd
UP
DN
Q
Q
Vdd
Vctrl
Icp
Icp
M1
ton
M2
Fig. 2.8: Block diagram of a basic CP-PLL
Referring to Fig. 2.8, the operation of a CP-PLL can now be qualitatively described (a
quantitative description follows in section 2.4). As shown in section 2.2.2, when the PFD
detects a phase (and frequency) error between the input reference (φref ) and feedback
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signals (φfb), it outputs UP/DN pulses (+1/-1 states) in proportion to the initial error,
forcing the CP to source or sink current (Icp) accordingly. As the mean of this output
contains information on the input error it needs to be extracted by the LF which, in doing
so, also converts it into a voltage to be directly sensed by the VCO control line (Vctrl).
This then forces the VCO to alter its output frequency until the PLL output signal (φout)
equals an integer multiple (N) times the input reference frequency, in other words - until
the PLL locks. This operation is summarised in the following table:
UP DN M1 M2 Icp Vctrl φout φfb
φref > φfb 1 0 ON OFF +ive increase increase
φref < φfb 0 1 OFF ON -ive decrease decrease
Table 2.2: Operation table for a CP-PLL
Assuming the LF behaves as an ideal integrator (i.e. exhibits infinite DC gain), the
pull-in range for the CP-PLL is as defined in (2.1). In reality however, leakage currents
within the LF force it to behave less ideally hence exhibiting a finite DC gain. This reduces
the pull-in range to [8]:
∆ωP ≈
√
KDCK (2.5)
where DC gain of the PLL and PLL loop bandwidth (defined in section 2.7) are
represented by KDC and K respectively. Although a reduction from the ideal, the pull-in
range defined in (2.5) is still very large, where practical pull-in ranges are more commonly
limited by the output frequency range of the VCO.
Due to its superior performance over other DPLLs, the CP-PLL is the most commonly
implemented PLL architecture in industry today. Nevertheless, it does exhibit various
issues, the most dominant of which will be addressed in this thesis. The first of these are
due to CP non-idealities.
2.3.1 Issues with the CP Addressed in this Thesis
When in lock no changes to the overall PLL state should occur. This reduces to
constraining the VCO control line (Vctrl) to remain at its nominal voltage such that
the PLL output frequency remains an integer multiple of the input reference frequency.
However, due to non-idealities within the CP, Vctrl can vary during steady state
thereby inducing frequency variations in the VCO and PLL outputs. This is extremely
concerning as these variations appear as spurious frequencies (spurs) in the PLL output
frequency spectrum which can severely degrade its spectral purity, and hence overall noise
performance. The resulting phase error produced by these spurs at the input to the PFD
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is termed the steady state phase error or more commonly - static phase error.
Static phase error (φv) is defined as [9]:
φv =
2pi∆ω
KV COIcpF (0)
(2.6)
where VCO gain and LF DC gain are represented as KV CO and F (0) respectively.
The parameter ∆ω then represents the difference between the feedback and reference
frequencies when in lock. This non-zero frequency difference may at first be surprising as
when in lock, the input and feedback frequencies should equal each other. However,
in practice these frequencies almost never exactly equal each other [8], hence giving
rise to ∆ω.
Immediately obvious from (2.6) is yet another benefit of using a PFD since, as discussed
in section 2.2.2 it forces the LF to ideally exhibit infinite DC gain which, from (2.6)
reduces φv to 0. However as discussed in section 2.3, in practice F (0) is never infinite
(although it is larger than with other PDs) and thus static phase error always exists in a
CP-PLL. It sources are shown in Fig. 2.9.
Sources of 
static phase 
error
Leakage
Unequal 
pulse arrival 
times
Unequal 
pulse widths
Charge 
sharing
Charge 
injection
Mismatch 
current
Channel length 
modulation
Mismatch between 
the UP/DN networks
Fig. 2.9: Sources of static phase error
Mismatch current is the most dominant source of static phase error [10] and occurs due
to mismatches between the UP and DN networks of the CP and channel length modulation
effects. This gives rise to unequal UP and DN currents flowing during the steady state
pulse duration which violates Kirchoffs current law at the output node. As a result, a net
flow of charge to or from the LF ensues such that its voltage is altered to equalise the UP
and DN currents (shown in section 4.3.2). This will however alter Vctrl hence generating
spurs at an offset of ±ωref (thereby termed ”reference spurs”) from the PLL nominal
output frequency. Provided this mismatch current flows only for the steady state pulse
duration, the resulting static phase error is defined as [11]:
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|φv| = 2pi tpfd
Tref
∆icp
Icp
(2.7)
where mismatch current and reference period are represented by ∆icp and Tref respectively.
Assuming mismatch current only flows for the duration of the steady state pulses,1 an
effective approach to reducing φv is by reducing tpfd in (2.7). However, to avoid deadzone
this approach is limited by (2.4). Another approach to reducing φv is through increasing
Icp. However, as this results in increased power consumption it is unattractive for low
power applications. A more attractive approach is thus by reducing the mismatch current
itself, which in practice corresponds to improving matching between the UP/DN networks
and making them more robust against channel length modulation effects.
Matching between the UP/DN networks can be improved by reducing device mismatch.
This occurs due to mismatches between the aspect ratios and threshold voltages (VT ) of
devices. Provided non-minimum dimensions are employed, mismatch between the aspect
ratios of devices is small, becoming increasingly negligible (for non-minimum dimensioned
devices) as technologies shrink. Although the same is true for threshold voltage variation
(∆VT ), it still remains significant making it the dominant source of device mismatch.
In [12], ∆VT was shown to exhibit the following well known proportionality:
∆VT ∝ 1√
WL
(2.8)
where the transistor widths and lengths (aspect ratio) are represented by W and L
respectively.
Therefore, it is clear from (2.8) that increasing device dimensions decreases ∆VT by
the square root of that increase. This is an especially attractive approach as it results in
long channel devices whose increased output conductances make them more robust against
channel length modulation effects. Nevertheless, for a single-ended CP (see Fig. 2.6), such
matching efforts inevitably result in trying to match PMOS with NMOS devices. The
inherent physical differences between these devices (for example the difference between
the mobilities of their majority carriers) presents a severe limitation to the degree of
matching obtainable. As such, this represents a serious issue with single-ended CPs which
is addressed in chapter 4 where another CP architecture is introduced and shown to
practically eliminate the net effect of mismatch current.
Another dominant source of error is due to unequal pulse arrival times which results
from the difference in arrival times of the steady state pulses at the CP switches. This
occurs due to the inverter shown in Fig. 2.7 which forces the pulse arrival times to be
out of sync by tinv s, where tinv represents the propagation time of the inverter. As a
result, a current will flow in one network (the DN network in Fig. 2.7) and not the other
1This assumption does not hold for all CP architectures, see section 6.4.2.
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for tinv s, hence contributing to the reference spurs and giving rise to the following static
phase error:
φv = tinv ωref (2.9)
Although the impact of this source reduces with downsizing technologies (tinv reduces), it
is inherent in single-ended CPs, raising more concerns over this CP architecture. These
concerns are addressed in chapter 4 which introduces a CP architecture which eliminates
this source of error.
The remaining sources of error are negligible or can be addressed with clever design
and so will not be focused on in this thesis. For example, charge sharing occurs due to the
mismatch in peak currents at the turn-on instances of the switches. Although this reduces
with improved matching, it can be further reducing using a voltage follower [11] or current
steering [13] technique. The current steering approach however is favoured as it is more
applicable to lower technology nodes and reduces turn-on times of the switches, hence
reducing tpfd (see (2.4)) and φv in (2.7). Charge injection then occurs due to the injection
of charge from the switches onto the LF when they turn-off. It is not a significant source
of static phase error but can be reduced using smaller switches which simply inject less
charge. This approach also has the benefit of reducing the input gate capacitances of the
switches, leading to reductions in ton, tpfd and φv as previously discussed. Nevertheless,
care should be taken not to make the switches so small as to dramitically increase their
threshold voltage mismatch (∆VT ) in (2.8), where in practice the optimum dimensions
will be found through simulation. Unequal pulse widths then occur due to mismatches in
the PFD leading to unequal widths of the steady state pulses. For modern technologies,
mismatches in digital circuitry are negligible and so this source can be neglected. Finally,
for technology nodes of 90nm and below, leakage currents within devices severely increases.
This is especially true for gate leakage whose mismatch cannot be addressed using classical
techniques which can actually worsen its effect [14]. Therefore to address this issue,
new techniques are currently being developed such as mismatch reduction through digital
calibration [10],[15],[16].
Despite the issues arising as a result of the CP (and other issues discussed in
sections 2.7.4 and 2.8.3), the performance of the CP-PLL is still far superior to other
DPLLs. As such, this thesis focuses solely on the CP-PLL, which from here on in the text
is what is referred to when the term ”PLL” is used.
2.4 PLL Transfer Characteristics
To quantify the behaviour of a PLL its transfer characteristics need to be derived. As seen
in Fig. 2.4, the transfer characteristics of the PFD are highly non-linear hence causing
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the pull-in process to be highly non-linear. In addition, the PFD essentially performs a
sampling operation causing the pull-in process to also be non-continuous in time. Therefore
due to the nature of the PFD, the pull-in process is a discrete, non-linear process requiring
cumbersome mathematics to describe it which does not lend itself easily to practical PLL
design. Fortunately however, under a few simplifying assumptions the PLL can be viewed
as a linear time-invariant (LTI) system to which powerful transfer function theory, already
existing for APLLs, can be applied. To do this however, we must define the conditions
under which each block of the PLL exhibits linearity and time-invariance, define their
respective transfer functions before combining them to give the overall transfer function
of the PLL in describing its transfer characteristics.
2.4.1 PFD-CP
This is the most non-linear block of the PLL due to the non-linear transfer characteristics
of the PFD. As can be seen in Fig. 2.4, if input phase errors are restricted to within the
ranges defined by (2.2), the PFD-CP can be viewed as a linear block.
Due to its switching nature, the PFD-CP is also time-varying. If however the input
signals are periodic (or close to periodicity), and the state of the PLL only changes after
a number of input cycles of the reference signal, then the PFD-CP can be viewed as
time-invariant over the duration of these cycles [9].
This first constraint for time-invariance basically requires the PLL to be locked
or close to lock such that the input signals are periodic or close to periodicity.
The second constraint requires the update rate of the loop to be less than the
input reference frequency such that the PLL is updated only after every number of
input reference cycles. In section 2.7.1, the update rate of a PLL is shown to be
represented by the PLL loop bandwidth (K) which allows the second constraint to be
more succinctly stated to hold when:
K  ωref (2.10)
Therefore, although the PFD-CP is a non-linear, time-varying block, under the above
assumptions it can be viewed as an LTI block. Following from this, its transfer function
can be defined (see Appendix A.1 for derivation) as:
HPFD−CP (s) =
Icp
2pi
(2.11)
2.4.2 LF
In its most basic form, the LF presents an equivalent impedance to the loop (ZLF ) as
shown in Fig. 2.10.
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PFD-CP VCO
ᶲref
ᶲfb
ᶲout
Vctrl
Fig. 2.10: Equivalent impedance presented to the loop by the LF
Its transfer characteristic is therefore inherently linear and time-invariant, which for the
moment is defined to be:
HLF (s) = F (s) (2.12)
This definition is sufficient for deriving the transfer characteristics of a PLL. As F(s)
depends on LF architecture its exact definition is left to section 2.6.4 where the various
LF architectures are discussed.
2.4.3 VCO
The VCO is the primary RF block of a PLL and hence one of the most challenging to
design, whose thorough description is left to chapter 3. However, for the purposes of
deriving its overall transfer characteristics its basic role is sufficient to be understood.
This is to produce a frequency variation (ωout(t)) in response to an applied control voltage
(Vctrl in Fig. 2.8). Assuming this response to be linear, its transfer characteristics can be
illustrated as shown in Fig. 2.11.
Vctrl
ωout
KVCO
V2V1
ω2
ω1
Fig. 2.11: Ideal transfer characteristics of a VCO
The slope of this graph (KV CO) quantifies the gain of the VCO i.e. the frequency
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change per volt, which from Fig. 2.11 is defined as:
KV CO =
ω2 − ω1
V2 − V1 (2.13)
Using this, the output of the VCO is defined as:
ωvco(t) = ωa +KV CO Vctrl(t) (2.14)
where ωa is the frequency the VCO oscillates at when no control voltage is present
i.e. when Vctrl = 0V.
As will be shown in section 3.4.3, KV CO is non-linear in practice. If however for the
purposes of deriving the VCO transfer characteristics we assume KV CO to be linear, then
the VCO can be viewed as a linear block. Since the output of the VCO from (2.14) does
not explicitly depend on time, the VCO is also inherently time-invariant.
Therefore, under the assumption of a linear KV CO, the VCO can be viewed as an LTI
block with transfer function defined (see Appendix A.2 for derivation) as:
HV CO(s) =
KV CO
s
(2.15)
From (2.15) it is immediately obvious that the VCO exhibits infinite DC gain, hence
behaving as an ideal integrator with one pole occurring at 0 rads/s.
2.4.4 Feedback Divider
The Feedback Divider is inherently linear and time-invariant with transfer function simply
defined as:
HFB(s) =
1
N
(2.16)
2.4.5 Overall Transfer Characteristics
As noted in section 2.1, the PLL is a negative feedback system which, under the previously
described assumptions, can be viewed as an LTI system. The graphical illustration of such
a system in terms of its individual transfer blocks is shown in Fig. 2.12. Following from
this, the open-loop transfer characteristics of such a system are defined (see Appendix A.3
for derivation) as:
Hol(s) = HPFD−CP (s) HLF (s) HV CO(s) HFB(s) (2.17)
Substituting in (2.11), (2.12), (2.15) and (2.16) gives:
Hol(s) =
Icp
2pi
F (s)
KV CO
s
1
N
(2.18)
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Fig. 2.12: LTI model of a PLL
Simplifying then gives:
Hol(s) =
KV COIcpF (s)
2piNs
(2.19)
Similarly, the closed-loop transfer characteristics of such a system are defined (see
Appendix A.4 for derivation) as:
Hcl(s) =
HPFD−CP (s) HLF (s) HV CO(s)
1 +Hol(s)
(2.20)
Substituting in (2.11), (2.12), (2.15) and (2.19) gives:
Hcl(s) =
(Icp/2pi)F (s)(KV CO/s)
1 +KV COIcpF (s)/2piNs
(2.21)
Simplifying then gives:
Hcl(s) =
KV COIcpF (s)
2pis+KV COIcpF (s)/N
(2.22)
Equations (2.19) and (2.22) are the two most fundamental equations of PLLs as
together they describe the general behaviour of a PLL. As they are intuitive and easy
to use they lend themselves very easily to practical PLL design where they equip the
designer with all the tools necessary to assess and design for the primary criteria and
parameters of a PLL. The open-loop transfer characteristics are given by (2.19) which,
as will be shown in section 2.6 describe the open-loop response of a PLL through which
its stability can be assessed. The closed-loop transfer characteristics of the loop are then
given by (2.22) which, as will be shown in section 2.7 describe the closed-loop response of
a PLL through which its loop bandwidth can be assessed.
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2.4.6 Applicability of the LTI Model
One could argue over the exact usefulness of the LTI model used to describe the behaviour
of a PLL, as it only does so under a strict set of operating conditions. Non-linear models do
exist which describe PLL behaviour over a wider range of operating conditions [17, 18, 19].
However, as the resulting mathematics from these models is cumbersome, they do not
lend themselves easily to practical PLL design. Given that a PLL will spend most of its
time operating within the ranges required for linearity and time-invariance of the PFD,
and that the assumption of a linear KV CO does provide a good general description of
VCO behaviour, the LTI model does suffice in describing the general behaviour of a PLL.
Furthermore, the LTI model is versatile and intuitive hence lending itself much more easily
to practical PLL design. From it we can assess the stability of the PLL, describe its loop
bandwidth and perform an insightful analysis into the noise characteristics of the loop (see
section 2.8.2). It is for these reasons that the LTI model has become the de-facto model
used to describe general PLL behaviour and as such, it is the sole model used to describe
general PLL behaviour in this thesis.
2.5 PLL Type and Order
With the PLL architecture described and quantitatively defined, it is informative at this
stage to define the type and order of a PLL.
2.5.1 Type
The type of a PLL is a term borrowed from control theory and refers to the number
of integrators within the loop. We know from (2.15) that the VCO contributes one
integrator to the loop and so all PLLs will be at least type 1. As shown in section 2.2.2,
the tri-state behaviour of a PFD enables the LF to exhibit (ideally) infinite DC gain
(irrespective of LF architecture). This contributes a second integrator to the loop thereby
raising its type to 2. As this second integrator leads to (ideally) infinite pull-in range,
it is desirable to have it, and so high performance PLLs are generally type 2. Although
type 3 PLLs do exist, they are much less common with type 4 PLLs being an extreme
rarity. The focus of this thesis is on type 2 PLLs.
2.5.2 Order
The order of a PLL refers to the number of poles within the loop,2 i.e. the order of
the denominator polynomial (characteristic polynomial) of its closed-loop (or open-loop)
2It is informative to note that, as each integrator contributes a pole to the PLL, the order of a PLL
can never be less than the type.
22
CHAPTER 2. PHASE-LOCKED LOOP OVERVIEW
transfer function. We know from (2.15) that the VCO contributes one pole to the loop and
so all PLLs will be at least first-order. As shown in section 2.2.2, the tri-state behaviour
of a PFD forces the LF to behave as an integrator thereby contributing a second pole to
the loop and raising its order to 2. Therefore, for reasons previously discussed, all high
performance PLLs are at least second-order. For reasons discussed in section 2.6.4, the
focus of this report is on third-order PLLs.
2.6 Stability
Stability is the most important design criterion for a PLL and is largely determined by
the LF. Therefore, in order to design the LF, stability must be accurately defined and
the criteria for controlling it fully understood. Following this, an informed decision on the
optimum LF architecture can be made, where its resulting transfer function can be inserted
into the open and closed-loop PLL transfer characteristics (defined in section 2.4.5) to
completely determine the general behaviour of the PLL.
2.6.1 Stability Criteria
In (2.20) the closed-loop transfer characteristic of a PLL was to exhibit the following
relationship:
Hcl(s) ∝ 1
1 +Hol(s)
(2.23)
Therefore if Hol(s) equals −1, the closed-loop response goes to infinity resulting in an
unbounded output and rendering the system as unstable. As such, we can define a system
as being unstable if its open-loop response Hol(s = jω), adheres to the following:
|Hol(jω1)| = 1 (2.24)
∠Hol(jω1) = −pi (2.25)
If (2.24) and (2.25) are satisfied then any components at ω1 (most commonly noise)
regenerate themselves around the loop, thus leading to an unbounded output or an
unstable PLL.
2.6.2 Bode Plots
The stability of a system under certain constraints can be examined using a Bode plot.
This plots the log of the magnitude and phase response of a system across a wide range
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of frequencies according to the frequencies of its poles and zeros. The rules for creating
Bode plots are as follows:
• The slope of the magnitude response changes by +20dB/dec (decade) for each zero
frequency and -20dB/dec for each pole frequency.
• For a pole/zero frequency of ω1, the phase response begins to fall/rise at a frequency
of approximately 0.1 ω1, reaching at ω1, 45
◦ below/above its phase at ω < 0.1 ω1,
and approaching 90◦ below/above that initial phase at approximately 10 ω1.
The Bode plot for a 2nd-order system with no zeros is illustrated in Fig. 2.13.
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Fig. 2.13: Bode plot of the open-loop response of a second-order system
As stated, a Bode plot can be used to assess the stability of a system under certain
constraints. These are the following:
• The magnitude response of the system must only cross the 0dB point at one
frequency.
• The system must be open-loop stable i.e. all open-loop poles must occur on the left
hand side of the s-plane.
Since the vast majority of PLLs meet these constraints, Bode plots are widely used
to assess if a PLL is stable or unstable. In addition, Bode plots can give information
on exactly how stable a PLL is, in other words how close its open-loop response is to
satisfying (2.24) and (2.25). This can be achieved using the parameter of phase margin
(PM), defined as follows:
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PM = 180◦ + ∠Hol(jωx) (2.26)
where ωx in (2.26) represents the gain crossover frequency i.e. the frequency for which
20 · log(|Hol(jω)|) = 0dB, shown in Fig. 2.13. Following from this, the phase response at
the gain crossover frequency is represented by ∠Hol(jωx).
As can be seen from (2.26), a system is unstable if PM ≤ 0◦ and stable if PM > 0◦,
becoming more stable as PM grows. The effects of large and small PM on a system 3 are
shown in Figs. 2.14 to 2.19.
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Fig. 2.14: Hol for PM = 60
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Fig. 2.18: Step response for PM = 60◦
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
2
Time (s)
Am
pli
tud
e
Fig. 2.19: Step response for PM = 5◦
3The transfer function for the applied system is H(s) = K/s(s + 2)(s + 10) and so contains no zeros
and three ploes at s = 0, s = -2 and s = -10. K is then varied to get the required PM .
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In Figs. 2.14 and 2.15 the open-loop response of the system is plotted for PM = 60◦
and PM = 5◦ respectively. The corresponding closed-loop responses for both PMs are
then plotted in Figs. 2.16 and 2.17 respectively, which show a dramatic increase in peaking
of the closed-loop response as PM decreases. The effect of this in the time domain is then
shown in Figs. 2.18 and 2.19 which plots the step responses for PM = 60◦ and PM = 5◦
respectively. From these the step response can be seen to become increasingly oscillatory
(and hence increasingly unstable) as PM decreases.
2.6.3 Beware False Stability Criteria
Fig. 2.19 shows that as a system becomes less stable its time domain response becomes
increasingly oscillatory. This has led many literatures to incorrectly state the Barkhausen
criteria for oscillation as a general criteria for stability. Barkhausen developed these criteria
as the necessary (but not sufficient) conditions for oscillation and never intended them as
criteria for stability. It was later authors that mistakenly made this assumption which
unfortunately has remained in some texts. Barkhausen’s criteria for oscillation can only
be applied to a Bode plot to assess for stability if, in addition to the constraints given
in section 2.6.2, both the magnitude and phase response of the system are monotonically
decreasing. As such, it does not suffice as a general criteria for stability and moreover does
not apply to PLLs since their phase response is never monotonically decreasing (shown in
section 2.6.4). The general criteria for stability is given by the Nyquist stability criteria
from which (2.24) and (2.25) are derived.
2.6.4 LF Architectures
LFs can be passive or active, with the latter consuming more power and so being less
commonly found in practice. As such, this thesis focuses solely on passive LFs. The most
intuitive realisation of a passive LF is that of a single capacitor (C1) placed in parallel to
the CP output, as shown in Fig. 2.20.
C1
PFD-CP VCO
Vctrl
Fig. 2.20: First-order passive lag LF
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Fig. 2.21: Open-loop response
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The capacitor (C1) contributes a pole (p1) at 0 rads/s and so given that no zero occurs,
the filter is termed a first-order passive lag filter. Placing such a filter in a PLL realises
a two pole system (i.e. a second-order PLL) since the VCO already contributes one pole,
with both poles occurring at 0 rads/s to realise a type 2 PLL. As no zero occurs this
means that ∠H(jω) = −pi when |H(jω)| = 1. In other words, ∠H(jω) = −pi at the gain
crossover frequency or more succinctly stated, ∠H(jωx) = −pi. In accordance with (2.24)
and (2.25), this architecture is therefore unstable which can be easily seen in the open-loop
response of Fig. 2.21 where PM = 0◦. Phase margin can be increased by adding a zero
(z1) to induce a phase shift such that ∠H(jωx) 6= −pi rads. The resulting PM is thus
defined as:
PM = 180◦ + tan−1
(
ωx
ωz1
)
(2.27)
where ωz1 represents the frequency which z1 occurs at.
The introduction of z1 is achieved in practice by placing a resistor (R1) in series with
C1, as shown in Fig. 2.22.
4
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Fig. 2.22: First-order passive lag-lead LF
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Fig. 2.23: Open-loop response
As z1 induces a phase shift, the resulting LF is termed a first-order passive lag-lead filter.
Analysis of its transfer function shows z1 to occur at a frequency defined by:
ωz1 =
1
R1C1
(2.28)
Component values for R1 and C1 must be carefully chosen to ensure ωz1 occurs at a
frequency which ensures ∠H(jωx) 6= −pi whilst achieving low PLL settling times. Setting
sz1 at too low a frequency ( K) should be avoided as the resulting large PMs (> 60◦)
will increase settling times. As will be seen in section 2.7.2, ωx equals loop bandwidth (K)
and so a good starting point is to set ωz1 = K, which from (2.27) achieves a PM of 45
◦.
This can be seen in the open-loop response of Fig. 2.23.
4R1 can be placed at either side of C1 with no change to the LF transfer characteristics.
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The resistor (R1) will however induce voltage spikes of magnitude IcpR1 on the VCO
control line leading to spurious frequencies (spurs) at the VCO output. These can be
dampened down by placing a second capacitor (C2) in parallel to C1, shown in Fig. 2.24.
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Fig. 2.24: Second-order passive lag-lead LF
The capacitor (C2) adds a second pole (p2) to the LF thereby rendering it as second-order
with transfer function defined by (see Appendix A.5 for derivation):
HLF (s) =
(C1R1)s+ 1
(C2C1R1)s2 + (C1 + C2)s
(2.29)
The DC gain of this LF (HLF (0)) goes to infinity in agreement with section 2.2.2. Placing
such a LF in a PLL thus realises a third-order type 2 system whose open and closed-loop
transfer characteristics are found through substitution of (2.29) for F (s) into (2.19) and
(2.22) respectively. Analysis of the resulting transfer functions (or (2.29)) reveals z1 to
occur at the frequency defined in (2.28) and p2 to occur at a frequency defined by:
ωp2 =
C1 + C2
C1C2R1
(2.30)
This additional pole then reduces the PM as follows:
PM = 180◦ + tan−1
(
ωx
ωz1
)
− tan−1
(
ωx
ωp2
)
(2.31)
The components of the LF must therefore be chosen carefully so as to place p2 and
z1 at frequencies which result in a PM large enough to ensure reliable stability, whilst at
the same time achieving low PLL settling times. As such, the required PM completely
determines the positions of p2 and z1 by virtue of the following equations:
ωp2 = k ωx (2.32)
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ωz1 =
ωx
k
(2.33)
where k is defined as:
k =
√
1 + sin(PM)
1− sin(PM) (2.34)
for PM < 90◦.
In [20] it was shown that, for a third-order type 2 PLL with passive lag-lead LF,
minimum settling times occur for PMs of ≈ 50◦, which also achieves robust stability.
Equations (2.32) and (2.33) show that to achieve PM = 50◦, p2 and z1 must occur at
frequencies of 2.75 and 0.36 times ωx respectively. Given that ωx can be approximated by
loop bandwidth (see section 2.7.2), this corresponds to placing p2 and z1 at approximately
2.75 and 0.36 times K respectively.
It should be noted that the required capacitances to achieved the desired PM are
typically large, consuming significant silicon area if placed on-chip (discussed in further
detail in section 4.4) and are thus often placed off-chip. However, where small capacitances
permit on-chip implementation, C2 should always be placed at the output of the PFD as
shown in Fig. 2.24. Although placing C2 at the input to the VCO causes no change in
LF transfer characteristics (see section 2.4.2), it will increase its effective capacitance as
follows:
C2(effective) = C2 + CV COinput (2.35)
where the input capacitance of the VCO is represented by CV COinput .
Achieving PM = 50◦ in practice results in C2 < C1 (see (2.43)) and so a small C2
placed at the input to the VCO could have its effective capacitance significantly increased
by CV COinput . This is extremely concerning as it forces p2 to occur at a frequency less
than designed for in (2.30) hence reducing the PM . Therefore to avoid this, for on-
chip LF implementation C1 should always be placed at the input to the VCO (as seen
in Fig. 2.24) whose large capacitance (>> CV COinput) will not be affected by CV COinput ,
hence maintaining the desired PM .
To graphically show the effect of pole/zero positioning on PM , Fig. 2.25 plots the
open-loop transfer characteristics for a third-order, type 2 PLL with passive lag-lead LF
for various pole/zero positions, where K = 6.3 x 106 rads/s (≈ 1 MHz)). In this plot the
pole/zero positions are varied by varying the value of k, as per (2.32). As k grows, so
does the distance between p2 and z1, forcing p2 to become increasingly less dominant over
z1. This reduces the attenuation of the positive phase shift due to z1, hence giving rise to
larger PMs. As k reduces so does the PM , reaching 0◦ for k = 1 where ωz1 = ωp2 . For
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Fig. 2.25: Open-loop response of a third-order type 2 PLL with passive lag-lead LF, for
various values of k
this value of k, p2 lies on top of z1 thereby completely cancelling it and in effect, bringing
us back to the unstable first-order lag LF of Figs. 2.20 and 2.21.
2.6.5 Higher-Order LFs
Due to their simplicity, reliable stability and capability to suppress voltage spikes on the
VCO control line, the final PLL of this thesis will employ a second-order passive lag-
lead LF. However, it should be noted that in theory the LF can be any order with each
additional order contributing another pole, hence compromising stability. For example,
further attenuation of voltage spikes occurring on the VCO control line can be achieved
with the addition of an RC filter onto the end of a second-order LF. The additional pole
realises a third-order LF which, when placed in a PLL, realises a fourth-order type 2
system. Although this type of LF has found use in many industrial applications [21], [22],
with a fourth-order LF being shown in [23], only second-order LFs will be discussed in
this thesis.
2.7 Loop Bandwidth
Loop bandwidth is the most important design parameter of a PLL. It is indeed one of the
two central themes of this thesis which up to this point has only been briefly introduced.
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2.7.1 Loop Bandwidth for Second-Order PLLs
Under the assumptions defined in section 2.4, the generalised closed-loop transfer function
of a second-order, type 2 PLL with passive lag-lead LF is defined as:
H(s) = N
2ζωns+ ω
2
n
s2 + 2ζωns+ ω2n
(2.36)
where dampening factor and natural frequency of the system are represented as ζ and ωn
respectively.5 The closed-loop response of such a system is plotted in Fig. 2.26 for various
values of ζ. Specifically Fig. 2.26 plots the closed-loop response of the concerned system,
normalised to its dc gain (H(0) = N) since, as will be shown, this enables loop bandwidth
to be precisely defined.
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Fig. 2.26: Closed-loop response of a second-order, type 2 PLL with passive lag-lead LF,
for various values of ζ
Immediately obvious from Fig. 2.26 is the low-pass filtering characteristic displayed.
This behaviour is common to all PLLs and comes about because the PLL has limited
bandwidth. Any frequency error at the input to the PLL within this bandwidth gets
tracked by the loop and passes to the output. Those outside it do not get tracked and
thus become attenuated at the output. The corner frequency of this low-pass characteristic
is described by the loop bandwidth (K). Through normalising to its dc gain then, we can
see this corner frequency to be described by the gain crossover frequency (ωx) (i.e. the
frequency where |H(s)/H(0)| = 0 dB) and so can percisely define loop bandwidth (K) as:
5Equation (2.36) can be got in terms of the various PLL components through substitution of the
first-order lag-lead LF transfer function for F (s) in (2.22).
31
CHAPTER 2. PHASE-LOCKED LOOP OVERVIEW
K = ωx (2.37)
thereby leading to the various deductions regarding pole/zero placements made in
section 2.6.4.
As can be seen in Fig. 2.26, ωx occurs at the same point irrespective of the value of ζ,
indicating loop bandwidth to be independent on dampening for the concerned PLL. This
behaviour is common only to second-order PLLs where it can be precisely defined (see
Appendix A.6 for derivation) as:
K =
√
2 ωn (2.38)
Noting that the closed-loop transfer characteristics are defined under the assumption
of (2.2), Fig. 2.26 can be approximated as the closed-loop response of one loop iteration
of the PLL. Using this approximation it is reasonable to state that the PLL is not able
to track any frequency variations outside of K within one loop iteration, leading to the
following useful (though crude) approximation [8] for lock-in range:
∆ωL ≈ K (2.39)
Plotting the transient response of the input phase error for small phase errors (as done
in [7]) shows the error to converge to 0 within at most one damped oscillation (for ζ < 1).
As the frequency of this oscillation is approximated by ωn, it is therefore reasonable to
approximate lock-in time as:
TL ≈ 2pi
ωn
=
2
√
2pi
K
(2.40)
Following from (2.40), K can also be loosely interpreted as the update rate of the PLL or
put simply - the speed of the loop.
Equation (2.38) is very attractive as it provides a precise definition for K. Unfortu-
nately, such a precise definition for loop bandwidth does not carry over to higher-order
systems. This is because ωn loses physical meaning for systems of order greater than 2
where loop bandwidth itself starts to exhibit a dependence on ζ. Therefore, a more general
definition for loop bandwidth applicable to all PLLs is required.
One interesting point to note about Fig. 2.26 is the gain peaking exhibited close to the
corner frequency. This occurs due to the presence of the zero (z1) (defined in section 2.6.4)
which forces |H(jω)| to rise with frequency. This rise is attenuated by the rolloff of the
poles and so is reduced by moving z1 closer to the poles through increasing R1 or C1
(i.e. by increasing ζ). However, as z1 can never be moved on top of the poles for any
finite values of R1 or C1, peaking will always occur. Therefore, any PLL employing a LF
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exhibiting a phase-leading action (i.e. containing a zero) will always experience peaking
to some extent. This is however a small price to pay since (as shown in section 2.6.4) the
zero is necessary to maintain stability of the PLL, where in general n - 1 zeros are required
for a type n PLL to be stable [8].
2.7.2 General Loop Bandwidth Definition
In [8], loop gain is shown to be a good indicator of loop bandwidth for all PLLs. In its
most general form loop gain (GK) is defined to be:
GK = KFB KPFD−CP KV CO Fp+i(s) Fhf (0) (2.41)
where gains of the feedback, PFD-CP and VCO blocks are represented by KFB,
KPFD−CP and KV CO respectively, with Fp+i(s) representing the proportional and integral
components of the LF and Fhf (0), the high frequency LF components.
2.7.3 Loop Bandwidth for Third-Order PLLs
The closed-loop response of a third-order, type 2 PLL with passive lag-lead LF for various
values of dampening,6 designed for K = 6.3 x 106 rads/s (≈ 1 MHz), is plotted in Fig. 2.27.
105 106 107 108
−60
−50
−40
−30
−20
−10
0
10
20
log ω (rads/s)
|H c
l(jω
)/H
cl(0
)| (
dB
)
Fig. 2.27: Closed-loop response of a third-order, type 2 PLL with passive lag-lead LF,
for various values of dampening
6As ζ does not directly follow over to third-order systems, it is approximated in this plot as PM/100.
As shown in [24], this approximation holds for the concerned PLL where 35◦ ≤ PM ≥ 70◦.
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Once again Fig. 2.27 plots the closed-loop response of the concerned system normalised
to its dc gain (H(0) = N). This clearly shows the gain crossover not to always occur at the
same frequency hence indicating loop bandwidth to be dependent on dampening for this
PLL. Table 2.2 shows the resulting gain crossover frequencies (ωx) for various dampening
factors, revealing loop gain (GK) to approximate it (and hence loop bandwidth) reasonably
well for mid to low values of dampening, with the approximation loosing accuracy as
dampening increases.
Dampening ωx (rads/s) ωx/GK
0.1 4.8 x 106 0.76
0.29 6.75 x 106 1.07
0.37 6.85 x 106 1.09
0.5 6.75 x 106 1.07
0.62 5.4 x 106 0.9
0.71 4 x 106 0.63
Table 2.3: Accuracy of loop bandwidth approximation for different dampening values
For reasons discussed in sections 2.2.2, 2.3 and 2.6.4, this thesis focuses solely on third-
order type 2 PLLs whose optimum phase margins (PM) were shown in [20] to be 50◦.
Given that dampening for a third-order system, where 35◦ ≤ PM ≥ 70◦, can be
approximated as PM/100 [24], this optimum PM corresponds to a dampening factor
of ≈ 0.5. Since Table 2.3 shows loop gain (GK) to approximate loop bandwidth (K)
reasonably well for this dampening factor, its use as an approximation to K is thus justified
for the concerned PLL.
For a third-order, type 2 PLL with passive lag-lead LF, GK in (2.41) simplifies to:
GK =
IcpKV COR1
2piN
C1/C2
C1/C2 + 1
(2.42)
where the factor C1/C2 is completely determined by the required PM (see Appendix A.7
for derivation) as follows:
C1
C2
=
2sin(PM)
1− sin(PM) (2.43)
for PM < 90◦.
We know from section 2.6.4 that 50◦ is the optimum PM for the concerned PLL, which
from (2.43) yields a C1/C2 factor of ≈ 6.5. Using this, (2.42), and hence loop bandwidth
(K) for the concerned PLL can be approximated as:7
K ≈ IcpKV COR1
2piN
(2.44)
7It should be noted that (2.44) equals the precise definition for loop bandwidth of a second-order, type
2 PLL with passive lag-lead LF defined in (2.38), when ζ = 1/
√
2.
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2.7.4 Issues with Loop Bandwidth Addressed in this Thesis
As shown by (2.41), loop bandwidth is dependent on various parameters. Since these
parameters exhibit the potential to vary from their nominal values in practice they give
rise to loop bandwidth variation (∆K). This is extremely concerning in terms of overall
PLL performance and in fact represents one of the main challenges faced by PLL designers
today. The aspects of PLL performance affected by ∆K are as follows:
• Stability : Phase margin (PM) for second and third order PLLs was defined in
(2.27) and (2.31) respectively. These showed PM to be directly proportional to the
gain crossover frequency (ωx) which, from section 2.7.2 can be approximated by K.
Therefore if K reduces from its nominal value, resulting PMs will be degraded hence
comprising the stability of the PLL. As will be shown in section 2.8.3, stability is
also compromised if K increases from its nominal value to within ± ωref/10. As
such, one of the major causes for concern over ∆K is that it degrades the stability
of a PLL.
• Acquisition ranges: The concerns over ∆K increase when we recall the expressions
for pull-in and lock-in ranges defined in (2.5) and (2.39) respectively. These showed
both ∆ωP and ∆ωL to be directly proportional to K and so any reductions in K
from its nominal value will reduce these ranges also. As ∆ωP is generally limited by
the output frequency range of the VCO in practice, its reduction due to a decreasing
K is not of major practical concern. The same cannot be said for ωL however since,
as shown in (2.39) it is approximately equal to K and so will be directly degraded.
• Acquisition times: Hand in hand with the reduction of pull-in and lock-in ranges
comes an increase in pull-in and lock-in times. This can be seen from (2.40) which
shows TL to be inversely proportional to K, with this inverse proportionality also
exhibited by pull-in times [8]. Therefore yet another concern over ∆K is slower
loop performance.
• Noise: Finally, as will be shown in section 2.8, the overall noise performance of a
PLL is greatly influenced by loop bandwidth. Any variations in K may therefore
lead to increases in the noise from various sources within the loop. As a result, ∆K
becomes also a major concern for PLLs operating in low noise applications.
Therefore, as loop bandwidth variation can affect stability, reduce lock-in and pull-in
ranges, increase lock-in and pull-in times in addition to degrading the noise performance
of a PLL, all efforts to reduce ∆K become completely justifiable. As such, there has
been an increased number of publications dealing with this topic over recent years. These
various efforts will be reviewed in chapter 5 which looks at the issue of ∆K in more detail
before proposing a VCO architecture which significantly reduces it.
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2.8 PLL Noise Performance
Next to stability, noise performance is the most important criterion for PLL design as all
PLLs must exhibit minimal noise on their output signals. This however is especially true
for a PLL operating in the frequency synthesizer of a wireless transceiver (see chapter 1),
where the demanding noise specifications imposed by modern wireless standards force the
designer to assess each individual circuit of the PLL in terms of the noise it generates. To
make this task even more challenging, modern wireless transceivers often have to operate
to extremely low power requirements. Therefore, to achieve low noise performance without
relying on extra power, all noise sources of a PLL must be investigated and the various
dependencies they exhibit within the loop, fully understood.
2.8.1 Phase Noise
The output of a PLL in its most basic form is a sinusoidal wave, described as:
V (t) = Asin(ωt) (2.45)
The phase of this output wave can be corrupted by noise. Hence a noisy output from a
PLL can be described as:
V (t) = Asin(ωt+ φ(t)) (2.46)
The impact of this phase noise corruption is illustrated in both the time and frequency
domains in Fig. 2.28.
ωc ω
ωc ω
V(t) = A sin(ωc t)
V(t) = A sin(ωc t + ᶲn (t))
Fig. 2.28: Illustration of phase noise in the time and frequency domains
As shown in Fig. 2.28, when the phase is corrupted by noise, the output frequency
spectrum exhibits ’skirts’ around the carrier frequency (ωc). For a PLL operating in the
frequency synthesizer of a wireless transceiver (see chapter 1), this can corrupt both the
transmitted and received signals [25]. Due to the narrow channel spacings employed in
modern wireless communications systems (for example : GSM standard employs channel
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spacings of only 200kHz), these ’skirts’ need to be sharply attenuated, leading to the
demanding phase noise specifications imposed by modern wireless standards.
2.8.2 Noise Transfer Characteristics in a PLL
Noise behaviour in a PLL can be analysed by injecting noise sources at various points in
the LTI model derived in section 2.4.5, as shown in Fig. 2.29.
HPFD-CP (s) HLF(s) HVCO(s)
HFB(s)
ᶲref ᶲout
+
+
-
++ +
+
In,PFD-CP Vn,LF ᶲn,VCO
ᶲn,div
Fig. 2.29: LTI model of a PLL with injected noise sources
Each noise source represents noise occurring within the block directly preceding it.
Under the assumptions defined in section 2.4, the transfer functions for each of these
noise sources with respect to the output can be found and their corresponding transfer
characteristics plotted. These are plotted for a second-order, type 2 PLL with passive
lag-lead LF in Figs. 2.30 to 2.33, where K = 6.3 x 106 rads/s (≈ 1 MHz).
From Figs. 2.30 and 2.31, it can be seen that noise from the feedback divider and
PFD-CP share the same low-pass characteristic as the closed-loop response of such a
system shown in Fig. 2.26.8 Noise from the LF is shown in Fig. 2.32 to exhibit a band-
pass characteristic where Fig. 2.33 shows noise from the VCO to exhibit a high-pass
characteristic.
There are many practical causes of these noise sources. In the CP it could be due to
thermal or flicker noise from the devices whereas in the LF it could be due to thermal
noise from R1. Thermal, flicker and inductor noise are prevalent in the VCO (shown in
section 3.6) with thermal noise being a contributor in the feedback divider. In addition
to all this, there exists common-mode noise (see section 2.8.3) which affects all noise
sources within the loop equally. Therefore, to simplify matters, for the moment we will
ignore flicker, inductor and common-mode noise such that the remaining noise sources
can be assumed Gaussian and white. Under these assumptions, the power spectral
8Figs. 2.30 and 2.31 are normalised to their respective dc gains to maintain consistency with Fig. 2.26,
clearly illustrate where K occurs and allow a more direct comparison with VCO noise shown in Fig. 2.33.
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Fig. 2.30: Response of PFD-CP noise
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Fig. 2.31: Response of divider noise
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Fig. 2.32: Response of LF noise
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Fig. 2.33: Response of VCO noise
densities (PSD) for each of the noise sources can be easily obtained. Given that we are
assuming the PLL to behave as an LTI system, each PSD is shaped by its corresponding
transfer function to yield the output PSD due to each specific noise source. Integrating
then over frequency yields the total output power from each noise source (i.e. the output
phase noise due to each block). This analysis was performed in [26] which showed the
following useful relationships:
φ2n,PFD−CP ∝
K
K2PFD−CP
(2.47)
φ2n,div ∝ K (2.48)
φ2n,LF ∝
K2V CO
K
(2.49)
φ2n,V CO ∝
1
K
(2.50)
where output phase noise due to the PFD-CP, feedback divider, LF and VCO are
represented by φ2n,PFD−CP , φ2n,div, φ2n,LF , and φ2n,V CO respectively.
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From (2.47) and (2.48), output phase noise from the PFD-CP and feedback divider
are seen to be directly proportional to loop bandwidth (K). This is in agreement with the
low-pass filter transfer characteristic exhibited by these sources in Fig. 2.30 and Fig. 2.31
respectively. Increasing loop bandwidth pushes out the corner frequency at which noise
from these sources start to become attenuated, thereby increasing their respective noise
contributions. Conversely, output phase noise from the VCO is shown in (2.50) to be
inversely proportional to K. Again, this is in agreement with the high-pass filter transfer
characteristic exhibited by this source in Fig. 2.33. Increasing loop bandwidth pushes out
the corner frequency at which noise from the VCO starts to grow, thereby reducing its
noise contribution.
2.8.3 Issues with Reducing Phase Noise Addressed in this Thesis
All the noise sources described in section 2.8.2 occur simultaneously in a PLL and so
with the apparent conflict in loop bandwidth requirements described previously, it is
reasonable to ask if all these sources can be simultaneously reduced. While all the sources
cannot be simultaneously reduced, the most dominant ones often can. For example, the
classical approach to reducing PLL phase noise is through increasing loop bandwidth (K)
by increasing KPFD−CP whilst keeping KV CO constant (see (2.44)). As can be seen from
(2.47), (2.49) and (2.50), this will reduce noise contributions from the PFD-CP, LF and
VCO respectively (assuming it to be white and Gaussian) and so only becomes effective
when such noise dominates. This is an especially attractive approach as it increases
pull-in and lock-in ranges whilst decreasing pull-in and lock-in times. However, defining
KPFD−CP as:
KPFD−CP =
Icp
2pi
(2.51)
we can see its increase to correspond to an increase in Icp. This reveals the first major
issue with this approach - it increases power consumption and so is unsuitable to low
power applications.
Another issue arising with increasing loop bandwidth (K) is that it can compromise
the stability of the loop. In section 2.4, it was shown that the closer K comes to the
input reference frequency (ωref ), the more time-varying the PLL becomes hence causing
our LTI model to break down. Furthermore, the closer K comes to ωref the greater the
risk of the loop over-compensating for any input errors thereby rendering it unstable. It
should be noted that this instability cannot be examined through pole zero analysis due
to the deviation from LTI theory on which such analysis is based. It therefore represents
more of a ”large signal instability” which presents an upper limit for K. In practice the
following upper limit for K [9] has been shown to work reliably in practice:
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K ≤ ωref
10
(2.52)
Another issue with increasing loop bandwidth is that it does not reduce noise
contributions from the feedback divider (2.48), or that from a source outside of the loop
- noise on the input reference signal. Since these noise sources exhibit the same low-
pass filter transfer characteristic as the closed-loop response, their contributions cannot
be decreased by increasing loop bandwidth. For frequency synthesizers however, noise on
the input reference signal can often be neglected as the reference signal itself is generated
by a quartz crystal oscillator with high spectral purity, and only passes through a digital
prescaler prior to entering the loop. The same can be said for noise from the feedback
divider which only becomes significant at high frequencies not practically encountered by a
PLL. For PLLs not operating in a frequency synthesizer however, K needs to be optimised
as opposed to being simply increased.
Finally, increasing K does not address the reduction of common-mode noise. Common-
mode noise (also known as environmental noise) is defined as the noise which corrupts all
(or a subset of) nodes in a system equally. Such noise on an integrated circuit (IC) is often
generated by the high frequency switching of digital circuitry which can ac-couple onto
nearby lines. All nodes common to these corrupted lines thus become equally affected
hence experiencing a common-mode perturbation defined as common-mode noise. For
modern low technology nodes where device dimensions decrease, the integration of digital
devices increases. Hand in hand with this increase comes an increase in common-mode
noise. Such high integration is typical to that of system-on-chip (SOC) designs onto which
wireless transceivers are commonly embedded. Therefore, in order to meet the demanding
noise specifications imposed by modern wireless standards, it is imperative that the PLLs
in the frequency synthesizers of these transceivers be robust against common-mode noise.
Therefore, although the classical approach of increasing loop bandwidth through
increasing Icp reduces contributions from some of the most dominant noise sources within a
PLL, it does so at the cost of increased power consumption and does not address common-
mode noise. In addition, it can compromise stability making this approach questionable,
especially concerning low noise, low power PLLs operation on densely populated SOCs.
Therefore, an alternative PLL architecture is presented in chapter 4 which dramatically
reduces common-mode noise in addition to other noise soures, withtout the need for large
increases in Icp.
2.9 Summary
This chapter was written with four goals in mind. The first was to simply introduce the
PLL and explain it basic operation. This was achieved in section 2.1.
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The second goal was to justify the chosen PLL architecture on which the proceeding
chapters will be based. Starting with section 2.2, we justified the choice for using a digital
PLL (DPLL) which employed a PFD as its phase detector (PD). This then rendered
the charge-pump PLL (CP-PLL) described in section 2.3. Due to its versatility and
applicability to practical PLL design, the LTI model already existing for the analog PLL
(APLL), was adapted to describe the general behaviour of the DPLL. This was introduced
and justified in section 2.4. Reasons for employing a second-order passive lag-lead LF were
then given in section 2.6, to render the overall PLL as third-order and type 2.
At this point we could focus on the third goal of this chapter - to introduce the
primary design parameters and criteria for a PLL. Stability was introduced in section 2.6
as the most important design criterion for a PLL which must be robustly designed for.
Loop bandwidth (K) was then introduced in section 2.7 as the most important design
parameter for a PLL, which led to the introduction of low noise performance in section 2.8
as the second most important design criterion for a PLL.
The fourth and probably most important goal of this chapter was to recognise the
limitations of the CP-PLL and introduce the most dominant issues arising with it. These
were introduced throughout the chapter starting in section 2.3.1 where issues arising due
to the inclusion of a CP (static phase error) were discussed. Issues with loop bandwidth
(loop bandwidth variation) were then discussed in section 2.7.4 where those pertaining to
the reduction of output phase noise in a CP-PLL were discussed in section 2.8.3.
Upon reading this chapter, the reader will be fully equipped with the basic principles
of a PLL, be confident about the choice of PLL architecture made in this thesis, how to
describe its general behaviour and design for its most important criteria and parameters.
Most importantly the reader will be fully aware of the issues pertaining to the chosen
architecture (CP-PLL) which will be addressed in the forthcoming chapters.
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VCO Overview
In section 2.1 the VCO was shown to be responsible for generating the output frequency
of a PLL. As such, it is the primary RF block of a PLL, the next being the input
stages of the feedback divider. Although its design architecture appears quite simple,
the high frequency operation of a VCO often complicates its behaviour making it the
most challenging block of a PLL to design in terms of meeting specifications. This is
especially true for wireless applications where the demanding noise requirements imposed
by modern wireless standards require very careful VCO design and in-depth knowledge of
its operating principles and noise mechanisms. As such, there has been a large number of
publications on various aspects of VCO design in recent years which, in addition to the
various textbooks on the subject, have made VCO design a very specialised field.
It is for the above reasons, coupled with the fact that the VCO is strongly influenced
by both central themes of this thesis, that an entire chapter is devoted to explaining its
basic operating and design principles, high frequency behaviour and the various issues
pertaining to achieving low phase noise VCO operation.
3.1 Basic Architectures
The exact role of a VCO was stated in section 2.4.3 to produce a frequency variation in
response to an applied control voltage. Therefore when choosing the basic architecture
with which to implement this function, the decision simplifies to the choice of waveform
oscillators or resonant oscillators. Waveform oscillators are realised as a ring oscillator
which simply consist of a cascade of inverting amplifiers whose basic implementation is
shown in Fig. 3.1.
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fosc
1 n2
Fig. 3.1: Basic n-stage ring oscillator
In Fig. 3.1 an n-stage ring oscillator is depicted with each inverting amplifier comprising
one stage. For single ended topologies there must always exist an odd number of stages1 to
avoid the circuit latching up, with three or five stages being commonly found in practice.
The propagation delay from one stage to the next, and the total number of stages thus
determines the frequency of oscillation (fosc).
Resonant oscillators on the other hand are realised as LC-tank oscillators which simply
consist of a series combination of an inductor and capacitor (operating principles will be
detailed later).
Both oscillator types are quite different and as such exhibit various performance
advantages and disadvantages over each other, which are summarised in Table 3.1.
Oscillator type Waveform oscillator Resonant oscillator
Architecture Ring LC-tank
Power Low High
Area Small Large
Tuning range a Large Small
Phase noise
Poor Excellent
performance
a The tuning range represents the frequency range covered by the VCO.
Table 3.1: Performance comparison between ring and LC-tank oscillators
Clearly evident from Table 3.1 is that in terms of power, area and tuning range, a
ring oscillator is far more advantageous than an LC-tank oscillator. In fact the only
disadvantage of a ring oscillator is its poor phase noise performance. However, due to the
priority given to low noise performance for modern wireless applications (see chapter 1),
this disadvantage proves to be the downfall of ring oscillators for such applications.
1Differential ring oscillators can be realised with an even number of stages by configuring appropriate
stages such that they do not invert.
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Although power and area hungry with a small tuning range, it is the superior phase noise
performance of LC-tank oscillators which make them the optimum VCO architecture for
wireless applications. Given that this thesis primarily focuses on the design of PLLs for
wireless applications, LC-tank oscillators will be solely employed and hence discussed.
3.2 LC-Tank Basics
The basic operating principles of an LC-tank oscillator stem from the universal concept
of a system continually seeking to exist in its lowest energy state. This can be seen with
reference to the basic LC-tank circuit of Fig. 3.2.
CL
Fig. 3.2: Basic LC-tank
Suppose capacitor (C) in Fig. 3.2 is initially charged up to a voltage +V at time t = t1.
More specifically stated, suppose the top plate of C is charged up to a voltage +V greater
than the bottom plate at t = t1. This is a high energy state which the system seeks to
relieve by discharging the top plate of C until its voltage equals that of the bottom plate,
in other words until both plates hold the same amount of charge. If the inductor (L)
were not present, this discharge would occur through the wires connecting the two plates
after which the circuit would exist in its lowest energy state causing no further behaviour
in the absence of external stimulation.2 However as L is present, C discharges through
the inductor hence generating a magnetic field around it. This magnetic field generates a
voltage across the inductor which opposes the direction of current flow through it resulting
in an increase in discharge time for C. When C has discharged such that its voltage is the
same on both plates, the magnetic field around L now prevents the circuit from existing in
its lowest energy state and so starts to collapse. This induces a voltage across the inductor
such that the bottom plate of C now charges up (this time to -V), thereby once again
realising a high energy state. As before, the circuit seeks to relieve this high energy state
by discharging C through L hence generating a magnetic field around L whose collapse
will charge up the top plate of C to +V again and so forth. Assuming this circuit incurs
2Assumes the wires between both plates exhibit negligible inductance, a reasonable assumption for the
concerned application.
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zero loss, this ”to and fro” process will continue forever resulting in the generation of an
undampened sinusoidal waveform as shown in Fig. 3.3.
+V
-V
V
t
t1
1
2 3
4
1 = C discharges from +V through L
2 = Collapsing magnetic field 
      around L charges C to -V
3 = C discharges from -V through L
4 = Collapsing magnetic field    
      around L charges C to +V
Fig. 3.3: Sine wave generated from the basic LC-tank
From Fig. 3.3, an obvious question to ask is at what frequency will the resulting
sinusoid oscillate. The answer to this is that it will oscillate at such a frequency that
results in zero net internal impedance. As both the inductor and capacitor consist of
purely reactive components, this can be more succinctly stated as:
XL +XC = 0 (3.1)
XL = −XC (3.2)
where the inductor and capacitor reactance’s are represented by XL and XC respectively.
Inserting the well known expressions for XL and XC into (3.2) and solving for ω gives
the following expression for the oscillation frequency of a basic LC-tank:
ωo =
1√
LC
(3.3)
where ωo is termed the resonant frequency of the tank.
For a VCO, (3.3) represents an linear time-invariant (LTI) approximation of the output
signal oscillation frequency. As such, it ignores the non-linearity of the VCO transfer
characteristic (shown in section 3.4.3) and its time-dependant capacitive behaviour over
the output signal swing [27]. It also ignores small-signal effects and as such typically
yields values on the higher side of what is seen in practical VCOs. Nevertheless, due to
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its simplicity it forms an excellent basis for VCO design and can be used providing the
various shortcomings of it are consistently acknowledged.
Valuable understanding can be gained from examining the transfer function of the
circuit in Fig. 3.2 which is defined (see Appendix A.8 for derivation) as:
H(s) =
Ls
LCs2 + 1
(3.4)
Analysis of (3.4) reveals the basic LC-tank to have one zero at 0 rads/s and two poles
at the following frequencies:
ω1,2 = ± 1√
LC
(3.5)
Both poles lie on the imaginary axis and exist as complex conjugate pairs, as expected for
a purely oscillatory system. This gives rise to the magnitude response plotted in Fig. 3.4
for a basic LC-tank designed with ωo ≈ 3 x 1010 rads/s (4.8 GHz).
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Fig. 3.4: Frequency response for a basic LC-tank
Fig. 3.4 shows the response to initially increase at a rate of +20dB/dec due to the
zero at 0 rads/s. This increase continues up to ωo after which the response decays at
a rate of -20dB/dec due to the two poles at ±ωo. Immediately obvious from Fig. 3.4
is the gain peak at ω = ωo. This gain peak should go to infinity
3 and occurs because
at resonance, zero internal impedance occurs (i.e. zero loss occurs) thereby enabling the
3Inserting (3.3) into (3.4) equals∞, implying infinite gain at ωo. The version of Matlab used to create
this plot (Ver. 7.2.0.294 (R2006a)) seems incapable of displaying an infinite peak and reaches a limit
at ≈ 187 dB, indicating an input/output power ratio of ≈ 2.2 x 109.
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system to oscillate forever. Typically such a peak would be very concerning as it indicates
an unstable system (see Figs. 2.14 to 2.19). However as we require the VCO to oscillate
(i.e. be ”unstable”) the opposite applies where such a sharp peak is highly desirable. In
addition, the magnitude response of Fig. 3.4 shows the basic LC-tank to exhibit a band-
pass characteristic behaviour. As will be shown in section 3.6.2, this characteristic greatly
influences the phase noise behaviour of a VCO.
The behaviour of Fig. 3.4 can be neatly expressed using the quality factor of the LC-
tank (Qtank). This quantifies the energy loss of the tank, which in its most fundamental
form is expressed [28]:
Qtank =
ωWmax
Pdiss
(3.6)
where ω is the radian frequency, Wmax is the maximum total electrical and magnetic
energies stored in the tank and Pdiss is the total power dissipation of the tank. The
most important observation from (3.6) is that Qtank is inversely proportional to Pdiss (i.e.
energy loss). In other words, as the energy loss of the tank increases, its quality factor
(Qtank) decreases, thereby qualifying Qtank as a suitable parameter for quantifying total
energy loss of the tank. In addition to this, as will be shown in section 3.6.2, Qtank
greatly influences the phase noise performance of a VCO thereby making it one of the
most important design parameters for an oscillator.
Assuming for the moment that zero loss occurs within the tank, then at resonance
Pdiss = 0, which from (3.6) results in an ideal infinite Qtank. In practice however, losses
do occur in the tank which reduce Qtank from this ideal infinite value. These losses are
primarily dominated by losses within the inductor which severely degrade the quality
factor of the inductor (QL). As QL is typically much less than the quality factor of the
capacitor (QC), it dominates (and hence severely degrades) Qtank, as follows:
1
Qtank
=
1
QL
+
1
QC
=
QL
1 +QL/QC
≈ QL ..... for QL << QC (3.7)
Therefore since QL dominates Qtank, it then becomes one of the most important design
parameters for an oscillator.
The losses from the inductor can be represented by placing a resistor (Rs) in series
with L in Fig. 3.2. This gives the more practical representation of an LC-tank shown in
Fig. 3.5.
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C
L
Rs
Fig. 3.5: Practical LC-tank
The transfer function describing the circuit of Fig. 3.5 (see Appendix A.9 for
derivation) is defined as:
H(s) =
Ls+Rs
LCs2 + +sRsC + 1
(3.8)
The poles of (3.8) now contain a real part due to the dampening (ζ) introduced by Rs.
Therefore, increases in Rs will increase ζ forcing oscillations to decay and die out after some
time.4 As a result, the magnitude of the peak at ωo in the frequency response decreases
with increasing Rs. This can be seen in Fig. 3.6 which plots the frequency response of a
practical LC-tank designed with ωo ≈ 3 x 1010 rads/s (4.8 GHz) for various values of Rs.
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Fig. 3.6: Frequency response of a practical LC-tank for various values of Rs
The total impedance for the circuit of Fig. 3.5 at resonance (Zo) can found by
substituting (3.3) into (3.8) for s = jωo to be:
4If Rs is increased such that ζ > 1, no oscillations will occur at all.
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Zo =
Rs + j
√
L/C
jRs
√
C/L
(3.9)
Equation (3.9) is difficult to work with and so one seeks to describe it more succinctly
which lends itself more easily to VCO design. This can be achieved through a parallel
transformation of Fig. 3.5 to that shown in Fig. 3.7:
CpLp Rp
Fig. 3.7: Parallel representation of an LC-tank
In Fig. 3.7, Lp, Rp and Cp represent the parallel transformations of L, Rs and C in
Fig. 3.5. These display the following relationships at (or close to) resonance [29]:
Lp ≈ Ls ..... for QL > 3 (3.10)
Rp ≈ Q2tank Rs (3.11)
Cp = Cs (3.12)
The transfer function describing the circuit of Fig. 3.7 (see Appendix A.10 for
derivation) is defined as:
H(s) =
LRps
LRpCs2 + Ls+ 1
(3.13)
Substituting (3.3) into (3.13) for s = jωo, reveals the total impedance of this circuit at
resonance to be:
Zo = Rp (3.14)
Comparing (3.14) with (3.9) show it to represent the total impedance of the tank at
resonance much more succinctly. As will be shown in the following section, this expression
lends itself much easier to VCO design hence making Rp, in addition to QL, one of the
most important VCO design parameters.
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3.3 Design for Oscillation
Given that Rs dampens down oscillations, the next obvious question to ask is how do we
modify the LC-tank of Fig. 3.7 such that it sustains oscillation. This can be achieved
by adhering to the Barkhausen Criteria which are the necessary (but not sufficient [30])
criteria for oscillation. These state that a system H(s = jω) will oscillate if the following
are adhered to:
|H(jωo)| ≥ 1 (3.15)
∠H(jωo) = 2npi ..... for n = 0, 1, 2, ... (3.16)
Provided the above are adhered to, the system will oscillate at ωo rads/s. It is worth
re-stressing that the above only serve as a criteria for oscillation and should not be used
to assess the stability of a system as explained in section 2.6.3.
It is known from basic circuit theory that a common-source amplifier with resistive
load R exhibits the following voltage gain (Av):
Av = −gmR (3.17)
where gm represents the transconductance of the driving transistor and the negative sign
denotes the pi rads phase shift inherent to the amplifier. Therefore, loading a common-
source amplifier with an LC-tank provides a path to replenish the losses of the tank (Rp)
and sustain oscillation. This is shown in Fig. 3.8 for a common-source amplifier with
NMOS driving transistor (M1).
CpLp Rp
Vdd
Vout
M1
Fig. 3.8: Common-source amplifier with LC-tank load
The gain of the amplifier (from (3.17)) is Av = −gmRp and so M1 can be sized such that
it contributes sufficient gm to satisfy (3.15). However, as the amplifier only exhibits a
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total phase shift of pi rads it does not satisfy (3.16) and therefore achieves zero oscillation.
Nevertheless, the common-source amplifier of Fig. 3.8 can be modified such that it satisfies
(3.16) through the following configuration.
Cp1Lp1 Rp1
Vdd
M1
Lp2 Rp2
M2
Cp2
Vout
Fig. 3.9: Basic LC oscillator
The circuit of Fig. 3.9 is a basic LC oscillator and consists of two series connected
common-source amplifiers with NMOS driving transistors (M1, M2), typically termed
the cross-coupled differential pair. As each amplifier contributes a phase shift of pi rads,
a total phase shift of 2pi rads is achieved to satisfy (3.16). The total voltage gain (AVT )
of the circuit is then:
AVT = (−gm1Rp1)(−gm2Rp2)
= g2mR
2
p ..... M1 = M2 and Rp1 = Rp2
= (gmRp)
2 (3.18)
We know from (3.14) that AVT ≥ 1 to sustain oscillation, which from (3.18) basically
means gmRp ≥ 1. From this it follows:
gm ≥ 1
Rp
(3.19)
In practice a factor of safety of two is included to ensure oscillations are sustained giving
the following well known formula for oscillation:
gm ≥ 2
Rp
(3.20)
Inserting (3.11) into (3.20) reveals the importance of achieving a large Qtank since it
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reduces the gm requirements to sustain oscillation hence leading to a reduction in power
consumption. This makes intuitive sense as the higher the Qtank, the lower the tanks
energy loss and hence the lower the power required to replenish this loss. More specifically
stated - increasing Qtank by a factor of x increases Rp by a factor of x
2 thereby reducing
gm and hence overall power consumption also by a factor of x
2.
In practice the gm requirements of (3.20) are achieved by sizing one cross-coupled
transistor accordingly for a specified drain-source voltage (Vds). This drain-source voltage
is determined by the DC bias level (VDC) of the VCO which is typically set to Vdd/2 to
maximise output signal swings (output signals will oscillate around VDC). The resulting
current required from this sizing is then multiplied by two (two cross-coupled transistors
exist) to yield the total bias current (Ibias) for the oscillator. It is imperative that Ibias
be accurately defined and remain constant over process, voltage and temperature (PVT)
variation in order to sustain constant oscillation around a fixed DC bias point. Therefore,
it must be defined using a current source or sink. This is achieved in Fig. 3.10 which shows
a conventional LC oscillator where Ibias is defined using a current sink. The oscillator has
NMOS cross-coupled transistors (M1 and M2) and is shown to exhibit differential outputs
(Vout+ and Vout−) thereby terming it a differential oscillator. In addition, it shows the two
LC-tanks of Fig. 3.9 to now be combined into one LC-tank whose inductor and capacitor
will be sized to give the required L and C values necessary to achieved the specified
resonant frequency as per (3.3).
Vdd
M1 M2
L
C
Rp
Ibias
Vout
+
Vout
-
Fig. 3.10: Differential LC oscillator
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3.4 Tuning in LC Oscillators
The oscillators up to this point are only capable of oscillating at one frequency (ωo).
However, to function in a PLL they must be modified such that they are capable of
operating over a number of frequencies. This is achieved in practice by incorporating
a tuning mechanism into the oscillator which enables it to oscillate over the required
frequency range, most commonly specified as the tuning range (TR) of the oscillator.
This is defined as follows:
TR(%) =
2(fmax − fmin)
fmax + fmin
· 100 (3.21)
where the maximum and minimum oscillation frequencies are represented by fmax and
fmin respectively. As can be seen from (3.21), TR is normalised to the frequency range of
the oscillator where it is generally represented as a percentage.
Equation (3.3) showed oscillation frequency (ωo) to be proportional to the total
inductance (L) and capacitance (C) of the tank. Therefore variation of ωo is simply
achieved through variation of either L or C. Since in practice it is difficult to vary the value
of L, C is typically the varied parameter. This is achieved by replacing the fixed capacitor
in the tank with a variable capacitor whose capacitance varies with changing voltage
across it. Such a capacitor is termed a voltage controlled capacitor, or more commonly
a varactor, which when inserted for the fixed capacitance in a standard oscillator realises
a voltage controlled oscillator (VCO). This voltage variation is stimulated by an applied
control voltage, which for VCOs placed in a PLL (as in Fig. 2.1) corresponds to Vctrl.
Care must be taken with Vctrl so as it does not disturb the DC bias of the tank (VDC).
This is achieved in practice by ac-coupling Vctrl and VDC through splitting the total
varactor capacitance into two equal capacitance’s (Cvar), as shown in Fig. 3.11.
Cvar CvarVout
- Vout
+
Vctrl
L
VDC VDC
Fig. 3.11: Typical varactor configuration for single-ended VCO tuning
The ideal transfer characteristics produced by the circuit of Fig. 3.11 were shown in
53
CHAPTER 3. VCO OVERVIEW
Fig. 2.11, where the frequency range as a function of control voltage was shown to be neatly
represented by the gain of the VCO (KV CO defined in (2.13)). In practice this behaviour
is determined by the capacitance to voltage characteristics of the varactor, shown by its
corresponding C(V) characterisation curve. These curves are used extensively in practice
to determine the behaviour of a particular varactor or varactor configuration. From them,
the maximum and minimum capacitances of the varactor (or varactor configuration) for
the allowable Vctrl limits can be extracted and the ratio of the two computed. This gives
the Cmax/Cmin ratio which can be shown (see Appendix A.11 for derivation) to loosely
approximate TR as follows:
TR(%) = 2
√
Cmax/Cmin + 1− 2
√
Cmax/Cmin
Cmax/Cmin + 1 + 2
√
Cmax/Cmin
· 100 (3.22)
It is important to note that (3.22) ignores non-LTI and small-signl effects in addition to
parasitic capacitances introduced during layout (see Appendix B3). As such, it typically
yields values on the higher side of what are seen in practice and so should only be used
as an approximate guide. Nevertheless, it does suffice to show the dominance of the
Cmax/Cmin ratio on the TR which when plotted, gives an idea of the ratios required to
yield a specified TR. This is shown in Fig. 3.12 which plots TR(%) for Cmax/Cmin ratios
ranging from 1 → 5.
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Fig. 3.12: TR versus Cmax/Cmin ratio
Looking purely at Fig. 3.12 one could assume that the maximum possible Cmax/Cmin
ratio should always be designed for in order to increase the tuning range of the VCO.
However as large Cmax/Cmin ratios result in large KV CO values, this will increase the
phase noise of the VCO (shown in sections 4.2.2 and 4.5.4). As a result, achieving low noise
performance whilst maintaining a large tuning range is a major challenge in VCO design.
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Varactors in practice can be realised using MOSFET devices (MOS varactors) or diodes
(diode varactors).
3.4.1 MOS Varactors
We know from basic MOSFET theory that the gate terminal of a MOSFET, its gate oxide
and underlying channel exhibit a capacitive behaviour which varies with applied gate
bias. Therefore, by suitably configuring a MOSFET and varying its gate bias, a voltage
dependant capacitive behaviour can be achieved thereby realising a MOS varactor.
PMOS devices sitting in an n-well are generally preferred to implement MOS varactors
as this allows the substrate to be biased at a variable voltage. Various configurations to
realise such MOS varactors exist in practice, two of which are shown in Figs. 3.13 and 3.14.
P+ P+
n-well
G
B
p-substrate
Fig. 3.13: Drain/source/bulk shorted
P+ P+
n-well
G
B
p-substrate
Vdd
Fig. 3.14: Drain/source shorted
In Fig. 3.13, the drain, source and bulk terminals of a PMOS are shorted together to form
one terminal of the varactor (B) with the gate node forming the second terminal (G).
However, as this configuration can operate in the inversion, depletion and accumulation
regions, it exhibits a non-monotonic C(V) characteristic [31] unsuitable for VCO tuning.
A similar configuration is then shown in Fig. 3.14 where the drain and source terminals are
shorted together to form one terminal (B) with the gate node once again forming the second
terminal (G). As the bulk terminal for this configuration is connected to Vdd, operation
in the accumulation region can no longer occur thereby realising a monotonic C(V) curve
suitable for VCO tuning. Nevertheless, the C(V) characteristic is very abrupt [32] and
therefore when placed in a VCO realises large KV CO values unsuitable for low phase noise
operation (see section 4.2.2).
A more practical MOS varactor can be obtained by replacing the P+ source and drain
wells of the previous varactors with N+ wells [33] and applying the same configuration
as shown in Fig. 3.13.5 This suppresses the injection of minority carriers (holes) into
5A similar MOS varactor can be fabricated by implanting P+ source and drain wells into a p-well. This
structure however requires a triple well process (leading to increased manufacturing costs) and exhibits
poor quality factors due to the increased resistance of the p-well [33].
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the channel thereby eliminating the inversion region of operation. As operation can now
only occur in the depletion and accumulation regions, a monotonic C(V) characteristic
results with the resulting varactor typically termed an accumulation mode MOS varactor
(AMOS). An additional advantage of the N+ regions is they eliminate the parasitic pn-
junction capacitance associated with the source and drains of the varactors (see Figs. 3.13
and 3.14) which would otherwise reduce the tuning range (TR) [33]. A cross-section of an
AMOS, along with its corresponding C(V) characterisation curve are shown in Figs. 3.15
and 3.16 respectively.
N+ N+
n-well
G
B
p-substrate
Fig. 3.15: Cross-section of an AMOS
−1.5 0 1.5
Vgb
C
Fig. 3.16: C(V) curve for an AMOS
The AMOS characterised by the C(V) curve of Fig. 3.16 was taken from UMCs 90nm
CMOS process with its exact device dimensions being of no major significance to this
discussion. For the characterisation, a fixed DC bias of 0.5V was applied to the bulk
terminal (Vb = 0.5V ) with a tuning bias (Vctrl) varying from -1 → 2V applied to the
gate terminal (Vg = −1V → 2V ), such that Vgb = −1.5V → 1.5V . Applying a 4.8GHz
sine wave to the AMOS and plotting the resulting capacitance for each value of Vgb then
yielded the corresponding C(V) characterisation curve. Immediately obvious from the
curve is how non-linear it is which, as will be seen in section 3.4.3, causes severe problems
for the VCO and PLL itself. Since the slope of the curve varies over Vgb, it can be seen
to be maximal at the centre of the curve (i.e. where Vgb = 0V ) entering flatter regions
as it moves either side of this. As such, it is desired to operate AMOS varactors between
these flatter regions since it provides the most significant capacitance variation and hence
tuning capability, often referred to as the dynamic region of the varactor.
There are the two possible implementations of an AMOS in a VCO with single-ended
tuning. These are shown in Figs. 3.17 and 3.18 using the standard circuit symbols for a
MOS varactor. In Fig. 3.17 the gates are tuned whereas in Fig. 3.18 the bulks are tuned.
The tuning of Fig. 3.17 is similar to that used to obtain the C(V) characterisation curve
in Fig. 3.16 and so exhibits a similar C(V) characteristic. As the tuning in Fig. 3.18 is
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Vctrl  (Vb)
VgVg
Fig. 3.17: Gate tuning
Vctrl  (Vg)
VbVb
Fig. 3.18: Bulk tuning
opposite to Fig. 3.17, its C(V) characterisation curve moves in the opposite direction to
that shown in Fig. 3.16 (i.e. C monotonically increases with increasing Vctrl). Nevertheless,
from a functionality point of view both configurations can be used in a VCO as they provide
the same net behaviour. However, from a performance point of view the configuration
of Fig. 3.17 was seen through simulation using UMCs 90nm CMOS process to be more
advantageous as it always resulted in higher quality factors. The exact physical reasons
for this, and their consistency over all processes and frequency, is a subject left to in depth
device physics and as such is beyond the scope of this thesis. However, it is suspected
that the increased losses seen for bulk tuning are highly influenced by the behaviour of
the depletion region existing between the n-well and p-substrate (see Fig. 3.15).
3.4.2 Diode Varactors
A second type of varactor can be realised using a simple pn-junction diode illustrated in
Figs. 3.19 and 3.20.
Anode (+) Cathode (-)
Fig. 3.19: Diode symbol
P+ N++
+
+
+
-
-
-
-
Va Vc
wd
Fig. 3.20: PN-junction diode
We know from basic semiconductor theory that an intrinsic depletion region always
forms at the junction of the p+-type and n+-type regions (shown in Fig. 3.20) whose
width (wd) increases as the reverse bias voltage across it increases (i.e. as the cathode
voltage (Vc) exceeds the anode voltage (Va)). Recall that the capacitance (C) of a parallel
plate capacitor exhibits the following proportionality:
C ∝ A
d
(3.23)
where the area of the plates and their separation distance are represented by A and d
57
CHAPTER 3. VCO OVERVIEW
respectively. Viewing the depletion region of a pn-junction diode in terms of a parallel
plate capacitor, we can see its increase in width to correspond to an increase in d in (3.23)
and hence a reduction in C. Therefore, by varying the reverse bias voltage across a
diode we can achieve a voltage dependant capacitive behaviour, thereby realising a diode
varactor.
The most important aspect of a diode varactor, and often the most limiting, is that
it must never be forward biased. Should this occur, the voltage dependent capacitive
behaviour will no longer be significantly realised as the width of the depletion region can
no longer be significantly varied. This can be seen in Fig. 3.21 which plots both the
capacitance of a diode varactor (Cvar) and the current through it (Id) against the voltage
across it from anode to cathode (Vac).
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Fig. 3.21: Id and Cvar versus Vac
In Fig. 3.21 the current through the varactor (Id) is plotted by the solid blue line
whose corresponding values are shown on the left y-axis. This shows little or no current
to flow for Vac < 0.5V (i.e when the diode is reverse biased). However at Vac ≈ 0.5V,
the diode starts to conduct and become forward biased with any further increases in
Vac resulting in an exponential rise in Id (as per agreement with basic semiconductor
theory). The capacitance of the varactor (Cvar) is then plotted by the green trace with its
corresponding values shown on the right y-axis. This shows Cvar to significantly increase
with Vac up to ≈ 0.5V above which it only experiences a slight increase. The reason
for this is because when the varactor is reverse biased, the width of its depletion region
significantly decreases with increases in Vac up to ≈ 0.5V. However at Vac ≈ 0.5V, the
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diode varactor turns on and becomes forward biased where the width of its depletion
region can no longer significantly reduce due to further increase Vac. As a result only very
slight increases in Cvar occur above Vac ≈ 0.5V.
In practice, a varactor diode is typically realised by implanting a p+ region (to realise
the cathode) inside an n-well (to realise the anode) on a p-substrate. The cross-section
of such a realisation is shown in Fig. 3.22 where its corresponding C(V) characteristic is
shown in Fig. 3.23.
n-well
A
C
p-substrate
P+
Fig. 3.22: Cross-section of diode varactor
−1.5 0 1.5
V
ca
C
Fig. 3.23: C(V) curve for a diode varactor
The diode varactor characterised by the C(V) curve of Fig. 3.23 was taken from UMCs
90nm CMOS process with its exact device dimensions being of no major significance to
this discussion. For the characterisation a fixed DC bias of 0.5V was applied to the anode
(i.e. Va = 0.5V ), with a tuning bias (Vctrl) varying from -1V→ 2V applied to the cathode
(i.e. Vc = 0→ 1V ) such that Vca = −1.5V → 1.5V . Applying a 4.8GHz sine wave to the
diode varactor and plotting the resulting capacitance for each value of Vca then yielded
the corresponding C(V) characterisation curve. As was the case for the C(V) curve of the
AMOS in Fig. 3.16, the curve in Fig. 3.23 is also seen to be very non-linear resulting in
the same problems for VCO and end PLL operation discussed in section 3.4.3. Since the
slope of the curve varies over Vca, it can be seen to be maximal at the centre of the curve
(i.e. where Vca = 0V ) entering flatter regions as it moves either side of this. As is the
case with AMOS varactors, it is desired to operate diode varactors between these flatter
regions to realise the full potential of their dynamic region.
Like with the AMOS, two configurations can be used to implement diode varactors in a
VCO with single-ended tuning. These are shown in Figs. 3.24 and 3.25 using the standard
circuit symbols for a diode varactor. In Fig. 3.24 the cathodes are tuned (i.e. Vc = Vctrl)
with the anodes biased so as not to forward bias the varactor. In Fig. 3.25 the anodes are
tuned (i.e. Va = Vctrl) with the cathodes biased so as not to forward bias the varactor.
The tuning of Fig. 3.24 is similar to that used to obtain the C(V) characterisation curve
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Vctrl  (Vc)
VaVa
Fig. 3.24: Cathode tuning
Vctrl  (Va)
VcVc
Fig. 3.25: Anode tuning
in Fig. 3.23 and so exhibits a similar C(V) characteristic. As the tuning in Fig. 3.25 is
opposite to Fig. 3.24, its C(V) characterisation curve moves in the opposite direction to
that shown in Fig. 3.23 (i.e. C monotonically increases with increasing Vctrl). Nevertheless
as was seen with MOS varactors, both configurations can be employed in a VCO as they
result in the same net functionality. However from a performance point of view, the
configuration of Fig. 3.24 is more advantageous as it typically results in higher quality
factors over the configuration of Fig. 3.25. This is due to signal losses to the substrate and
is heavily influenced by the depletion region existing between the n-well and p-substrate of
the diode varactor [34] (see Fig. 3.22). For anode tuning, this depletion region is directly
modulated by the signal swing across the varactor, hence becoming periodically forward
biased and contributing to signal loss to the substrate. Since for cathode tuning this
depletion region is somewhat shielded from the signal swing across the varactor (signal
enters at the anode), it is not modulated to such a great extent hence resulting in reduced
signal loss to the substrate and correspondingly higher quality factors. As a result, where
possible cathode tuning should be employed when using diode varactors.
The configurations of Figs. 3.24 and 3.25 can not however be directly implemented
in a VCO as this will result in them becoming periodically forward biased by the output
signal swings of the VCO, unless Vctrl is severely restricted [35]. To avoid this, a biasing
scheme such as that described in [36] should be adopted to ensure the varactors remain
reverse biased over the entire output signal swing of the VCO. This will result in the
configurations shown in Figs. 3.26 and 3.27.
Vctrl  (Vc)
Vout
+
Vout
-
Cs Cs
RbRb
Fig. 3.26: Modified cathode tuning
Vctrl  (Va)
Vout
+
Vout
-
Vdd
Cs Cs
RbRb
Fig. 3.27: Modified anode tuning
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In Figs. 3.26 and 3.27 the output signals of the VCO are represented by V +out and
V −out which can be seen to be ac-coupled to the diode varactors through the ac-coupling
capacitor Cs. This enables the applied biasing scheme which ensures the anode voltages
of the varactors in both configurations never exceed their cathode voltages (i.e. Va ≯ Vc),
thereby ensuring the varactors always remain reverse biased without restricting Vctrl. The
resistors (Rb) in both configurations are required to prevent signal loss, with simulation
showing the following rule to prevent significant loss:
Rb ≥ 10 · (2(XCvar +XCs)) (3.24)
where the impedance’s of the diode varactors and ac-coupling capacitors are represented
by XCvar and XCs respectively. The expression 2(XCvar +XCs) thus represents the total
impedance of the ideal path in the LC-tank with the resulting values for Rb to satisfy
(3.24), being typically large in practice. The ac-coupling capacitors (Cs) are then sized
according to the specified tuning range (typically achieved through simulation).
Although this biasing scheme prevents the varactors forward biasing, it does so at the
cost of reduced tuning range (due to the additional capacitance from Cs), increased phase
noise (due to thermal noise contributions from Rb) and increased silicon area consumption
(due to the additional area requirements of both Cs and Rb). Nevertheless, it is a biasing
scheme found in most papers pertaining to VCOs employing diode varactor tuning and
thus is adapted in this thesis for all such VCOs.
3.4.3 Performance Comparison of MOS Varactors and Diode Varactors
Comparing the C(V) characterisation curves for MOS and diode varactors in Figs. 3.16
and 3.23 respectively reveals both varactor types to exhibit different C(V) characteristics.
The advantages and disadvantages of both types are discussed below leading to various
conclusions regarding the optimal varactor type. It should be noted however that these
conclusions are purely based on simulations performed on varactors using UMCs 90nm
CMOS process and thus may not be consistent over all processes. Nevertheless they do
suffice to give a good overview of the performance for both varactor types and clearly show
why one type was chosen over the other for the final VCO of this thesis.
Varactor quality factor (Qvar): For UMCs 90nm CMOS process, simulations showed diode
varactors in general to yield far superior quality factors than MOS varactors. Therefore,
from the perspective of low power and low phase noise operation (see sections 3.3 and
3.6) their high quality factors make diode varactors (in UMCs 90nm CMOS process) more
preferable.
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Linearity : The non-linearity of the C(V) curves in Figs. 3.16 and 3.23 results in a non-
linear KV CO. This represents a major issue with both varactor types in general. In
section 2.4.3, KV CO was assumed linear to enable a linear representation of the VCO (and
PLL). The non-linear C(V) characteristics therefore reduce the accuracy of the resulting
linear models used to describe the VCO and PLL. In section 2.7.2, loop bandwidth (K)
was shown to be directly proportional to KV CO. As a non-linear KV CO varies over the
Vctrl swing it gives rise to loop bandwidth variation (∆K) and all the associated issues
discussed in section 2.7.4 (discussed in greater detail in chapter 5.) Lastly, as will be shown
in section 3.6.3, varactor non-linearity degrades the close-in phase noise performance of a
VCO. As such, it is clear that varactors exhibiting good linearity are highly desirable. For
UMCs 90nm CMOS process, analysis of both C(V) characteristics in Figs. 3.16 and 3.23
reveals diode varactors to achieve improved linearity over MOS varactors, hence making
diode varactors (in UMCs 90nm CMOS process) more preferable.
Cmax/Cmin ratio: In section 3.4 the Cmax/Cmin ratio was shown to dominate the resulting
tuning range (TR) of the VCO with Fig. 3.12 plotting the growth in TR for increasing
ratios. In general, MOS varactors achieve significantly larger Cmax/Cmin ratios than
diode varactors hence enabling larger TRs to be realised. To exemplify this using UMCs
90nm CMOS process, the MOS and diode varactor configurations, characterised by
Figs. 3.16 and 3.23 respectively, were each sized so as to achieve identical Cmax values
thereby allowing a fair comparison between their respective Cmax/Cmin ratios. The
resulting comparisons are shown in Table 3.2 which show the MOS varactor to achieve a
Cmax/Cmin ratio almost 4 times greater than that for the diode varactor. Cross referencing
with Fig. 3.12 then shows this to realise significantly larger tuning ranges (TR) and so
from the perspective of satisfying large TR specifications,6 MOS varactors are preferred
(this fact is further emphasised by the biasing scheme of Figs. 3.26 and 3.27 where Cs
further reduces the diode varactors realisable TR).
MOS varactor Diode varactor
Cmax (fF) 100 100
Cmin (fF) 20 75
Cmax/Cmin 5 1.3
TR a (%) ≈ 76 ≈ 12
a TR values were extracted from Fig. 3.12
Table 3.2: MOS and diode varactor Cmax/Cmin ratio comparison
Nevertheless with high Cmax/Cmin ratios comes large KV CO values which, as will be
6Large TRs are required from wideband VCOs/PLLs necessary to enable multi-band (or standard)
operation in wireless communication systems.
62
CHAPTER 3. VCO OVERVIEW
shown in sections 4.2.2 and 4.5.4, degrades VCO phase noise performance. As such, the
lower Cmax/Cmin ratios of diode varactors favours low noise performance.
Symmetry : This is a point which will be fully explored in chapter 4. However for now it
should be noted that for differentially tuned VCOs, the symmetrical C(V) characterisation
curves are extremely important to obtaining as high a common-mode rejection ratio
(CMRR) as possible. Simulations for UMCs 90nm CMOS process have shown diode
varactors to exhibit improved symmetry over MOS varactors thereby (shown in section 4.5)
making them preferable (in UMCs 90nm CMOS process) to differentially tuned VCOs with
high CMRRs.
Given that this thesis is primarily focused on wireless applications, we strongly
prioritise noise (as discussed in chapter 1). As such, the high Qvar, low Cmax/Cmin
ratios and good symmetry of diode varactors becomes very attractive to our application
needs. In addition, this thesis is focussed on reducing loop bandwidth variation (∆K)
hence making the improved linearity of diode varactors extremely attractive. This leads
us to the conclusion that, for our application needs using UMCs 90nm CMOS process,
diode varactors prove a far superior choice and thus were employed in the final VCO of
this thesis.
3.5 Inductors
The inductor is a critical component of the VCO which dominates VCO performance and
greatly influences overall PLL design. In section 3.2 its losses were seen to dominate that
of the tank resulting in Qtank ≈ QL and thereby dramatically reducing Qtank. In addition
to increasing VCO power consumption (see (3.20) and the paragraph directly proceeding
it), as will be shown in section 3.6, a low Qtank (i.e. low QL) also severely degrades the
phase noise performance of a VCO. Therefore, the primary criterion for inductor choice
is to make QL as high as possible. This is achieved in practice by reducing the inductor
losses (Rs).
In [37], Qtank in (3.6) was shown to be simplified to:
Qtank =
1
Rs
√
L
C
(3.25)
This shows that in addition to reducing Rs, Qtank can be increased by maximising the
L/C ratio in (3.25). In practice this corresponds to choosing an inductor with large L
thereby requiring small values for C from (3.3) to achieve the specified output frequency
range. Therefore, another criterion for inductor choice is to make L as large as possible. In
practice however, L cannot be made indefinitely large as this may result in impractically
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small values for C being required.
It has been proposed in [38] to realise inductors using the inherent inductance
characteristics of a bond-wire. The advantage of such an approach is that due to the
low series resistance of gold bond wires, they can achieve large QL’s, with QL > 30 being
reported in [39]. However, this approach is far from practical as the precise inductance of
a bond wire is very difficult to guarantee from manufacturing and as such is not applicable
to industry.
A more practical alternative is realised using spiral inductors. As these can be
fabricated more easily (since the early 1990’s [40], [41]) they are more applicable to
industry, with their main downfall being lower quality factors (typically less than 20)
as a result of their various loss mechanisms. These loss mechanisms can be divided into
two groups consisting of metal losses and substrate losses, as shown in Fig. 3.28.
Metal losses Substrate losses
Metal series 
resistance
Skin effect
Eddy currents
On-chip inductor 
losses
Fig. 3.28: Loss mechanisms in an on-chip inductor
Fig. 3.28 shows three different phenomenons to give rise to metal losses. The first
of these is due to the series resistance of the inductor coil material (Aluminium or
Copper) and dominates at low frequencies. However at high frequencies (where the VCO
is commonly operated) losses due to the skin effect become more influential. The skin
effect is a high frequency effect which causes current density to be highest at the surface
of the conducting material thereby increasing the effective resistance seen by the current.
Conventional wisdom suggests making the metal conductors (which constitute the inductor
coils) wide so as to reduce their series resistance. However, as shown in [42] this increases
the skin effect, and so for high frequency VCOs the width of the metal conductors should
be limited. Eddy currents are another high frequency effect occurring due to the large
magnetic fields passing through the inner coils [42]. This results in the generation of eddy
currents within the innermost coils which force current to flow at the outer edges of the
coils thereby increasing the effective resistance seen by the current. However, due to their
small area the inner coils do not contribute much to the overall inductance and so can be
omitted to dramatically reduce the effect of eddy currents [43].
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Substrate losses are a significant source of loss and occur due to the generation of
currents within the substrate from the magnetic field of the inductor. According to Lenz’s
law, this induced current flows in such a direction to oppose the original change in magnetic
field hence resisting the original current flow of the inductor and lowering QL. In addition,
this induced current also reduces the total magnetic field resulting in lower values of L. As
this effect decreases with increased substrate resistivity (less induced current flows) it can
be decreased by fabricating the VCO on a substrate with high resistivity [40]. However,
this approach does not apply to CMOS technologies which require a substrate with low
resistivity to eliminate various non-ideal effects. A more general approach is therefore to
shield the inductors magnetic field from the substrate using ground shields [44]. Due to
process restrictions however, this approach could not be pursued for the final VCO of this
thesis.
The above discussions show the loss mechanisms within an inductor to be mainly
dependant on frequency. As such, its quality factor (QL) varies over frequency leading
to the obvious question of what frequency will QL be maximum. There is no set rule
to this as inductors in a standard process are generally optimised for operation around a
specific frequency range.7 Therefore, this optimum frequency range must first be found
by characterising QL over a wide range of frequencies (frequency sweep). This is shown
in Fig. 3.29 where the quality factor of a standard hollow spiral inductor, (to reduce
the high frequency effects from eddy currents) taken from UMCs 90nm CMOS process,
is characterised over a frequency sweep from 1GHz → 10GHz (i.e. an applied sine wave
oscillates across the inductor at frequencies ranging from 1GHz → 10GHz).
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Fig. 3.29: QL across frequency
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Fig. 3.30: Rs and L across frequency
Fig. 3.30 plots the values for Rs (shown on the left y-axis) and L (shown on the right
y-axis) obtained for the characterised inductor over the applied frequency sweep, to give
7Of course an inductor can be customised to exhibit maximum QL at a specified frequency. However
this is a highly specialised task generally not offered by standard processes and so can only be pursued
where project budget and resources permit.
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an idea of the values encountered for these parameters in practice. Values for Rs are
plotted by the blue solid line where values for L are plotted by the green trace.
The dimensions of the inductor characterised in Fig. 3.29 were initially chosen at
random as the purpose of the characterisation was to find the frequency where Qvar is
maximum. Fig. 3.29 shows Qvar to reach a maximum value of 19.4 for a frequency
of ≈ 5.5GHz. As this particular inductor was used in the final VCO of this thesis, Fig. 3.29
led to the decision to operate it (and hence the final PLL) at a centre frequency of 4.8GHz.
This frequency achieves a high QL of 19 and can be divided by 2 to make the final PLL
applicable to the highly popular 2.4GHz - 2.5GHz unlicensed industrial, scientific and
medical (ISM) frequency bands occupied by standards such as Wi-Fi (IEEE 802.11b/g/n)
and Bluetooth. The corresponding values for Rs and L at this frequency are shown in Fig.
3.30 to be 6.9Ω and 4.4nH respectively.
Once the optimum centre frequency of the VCO has been selected, the dimensions
of it can then be optimised according to the previous discussions to further improve QL
(i.e. limit the widths of the metal conductors to reduce skin effect and optimise L to
achieve a large (but practical) L/C ratio).8 In practice, such optimisation was achieved by
simulating a spiral hollow inductor in UMCs 90nm CMOS process at 4.8GHz. By sweeping
the widths of the metal conductors (w), spacing between the metal conductors (s), number
of metal turns (nt) and outer diameter (od) between their maximum and minimum values,
a maximum QL of 19.4 was found to be obtainable with the following dimensions:
w (µm) s (µm) id (µm) nt
3.5 2.9 136 5
Table 3.3: Optimum dimensions for spiral inductor in UMCs 90nm process
3.6 VCO Phase Noise
The importance of low noise PLL output signals (particularly for wireless communications
systems) was discussed in chapter 1 and section 2.8. As the VCO is directly responsible
for generating the PLL output signal, this places extreme significance on the design of
VCOs with low phase noise performance. In section 2.8.2 phase noise from the VCO
was shown to be attenuated by increasing the PLL loop bandwidth (K). However, as
this approach comes at the cost of the various issues discussed in section 2.8.3, a more
attractive approach is to reduce phase noise from the VCO itself. To do this however,
phase noise must be defined and its behaviour in a VCO accurately modelled so as to
provide meaningful insights into how it can be reduced.
8The reader interested in a more graphical approach to the selection of L is referred to [45].
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3.6.1 Definition of Phase Noise
In Fig. 2.28, phase noise was shown to produce ’skirts’ in the frequency spectrum centred
around the carrier frequency (ωc). As such, phase noise is generally defined at a frequency
offset (∆ω) from ωc as follows:
L(∆ω) = 10 · log
[
S(ωc + ∆ ω)∫ +∞
−∞ S(ω)dω
]
(3.26)
where L(∆ω) represents the phase noise at an offset ∆ω from ωc and S(ω) represents the
power spectral density (PSD) of the output signal i.e. the power of the output signal at
frequency ω. The factor 10 · log is included as phase noise is generally specified in decibels,
specifically decibels from the carrier frequency (ωc) per hertz (dBc/Hz). As the ’skirts’ are
symmetrical around ωc they are generally quoted with respect to one side of the frequency
spectrum, commonly termed the single-sideband (SSB) phase noise.
3.6.2 Modelling of VCO Phase Noise
With phase noise mathematically defined in general, we now seek to describe its behaviour
in a VCO. In addition to describing phase noise behaviour in a VCO, the resulting model
should be practical and intuitive so as to provide meaningful insights into how phase noise
in a VCO can be reduced.
A comprehensive model for phase noise in a VCO was developed by Hajimiri and Lee
in [46]. However as the resulting model has practical limitations and is not as intuitive as
other models, it was not adopted by this thesis. A second model describing phase noise
behaviour in a ring VCO was developed by Razavi in [25]. However, as such oscillators
are not employed in this thesis (see section 3.1), this model was also not adopted. A
third model was proposed by Leeson in [47] where he heuristically derived an LTI model
describing VCO phase noise behaviour. Although derived without formal proof, this model
has maintained reasonable accuracy up to and including present day VCO designs. The
most attractive feature of this model is that it is intuitive and provides meaningful insights
into how phase noise in a VCO can be reduced. As such it is the model adopted by this
thesis which predicts the following SSB behaviour for L(∆ω):
L(∆ω) = 10 · log
{
2FkT
Ps
[
1 +
(
ωo
2Qtank∆ω
)2]
·
(
1 +
∆ω1/f3
∆ω
)}
(3.27)
In (3.27), Ps represents the power of output signal and ωo represents the oscillation
frequency of the VCO defined in (3.3). Temperature is then represented by T ,
k = 1.38 x 10−23J/K is the Boltzmann constant and ∆ω1/f3 is a specific frequency
explained later. The parameter F in (3.27) is the ”effective noise figure” which lumps
all the excess noise in and around the VCO into one factor.
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Splitting up the terms of (3.27) show it to predict VCO phase noise behaviour to occur
in three distinct regions shown in Fig. 3.31.
L(∆ω)
∆ω∆ω1/f
3
B
1/∆ω3
1/∆ω2
ωo
Fig. 3.31: SSB phase noise behaviour for a VCO predicted by Leeson’s model
As shown in Figs. 3.4 and 3.6, the LC-tank exhibits a bandpass characteristic.9 The
cut-off frequency for this characteristic is shown as B in Fig. 3.31, defined as follows:
B =
ωo
2Qtank
(3.28)
Moving from right to left in Fig. 3.31, we see a flat region to occur for ∆ω > B which
is predicted by the following term in (3.27):
L(∆ω) = 10 · log
{
2F1kT
Ps
}
(3.29)
This region occurs due to noise at offset frequencies outside the bandwidth of the tank
which, due to its frequency selective nature, strongly suppresses any frequency modulation
from occurring. As such, the phase noise in this region follows the flat white spectrum of
thermal noise whose sources are due to various background noise sources such as that from
measurement systems, output buffers, surrounding circuitry, general atmospheric noise or
even possibly echoes of the Big Bang [24]! This flat spectrum is commonly termed the
noise floor where its excess noise is accounted for by the excess noise factor specific to the
region, F1 in (3.29).
Moving closer in towards ωo for 1/∆ω1/f3 ≤ ∆ω ≤ B, we encounter a second region
9All VCOs exhibits this band-pass characteristic and so the proceeding discussions do not pertain only
to LC-tank VCOs.
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where L(∆ω) is dependant on frequency and rolls-off at a rate 1/∆ω2 above the noise floor.
As such, this region is commonly termed the 1/f2 region of phase noise whose behaviour
above the noise floor is predicted by the following term in (3.27):
L(∆ω) = 10 · log
{
2F2kT
Ps
(
ωo
2Qtank∆ω
)2}
(3.30)
Since the noise predicted by (3.30) occurs at offset frequencies below the cut-off
frequency of the tanks bandwidth, its effect on output frequency is no longer strongly
attenuated by the bandwidth of the tank. This leads to phase noise on the output signal
which rolls off at a rate of 1/∆ω2 as predicted by (3.30). The noise factor describing excess
thermal noise in a VCO is then denoted as F2 in (3.30). In [48], F2 was shown for a VCO
employing MOSFET biasing and cross-coupled differential transistors to be:
F2 = 1 +
4γIV CORp
piVo
+ γ
4
9
gmRp (3.31)
Equation (3.31) shows F2 to account for thermal noise contributions from the active
elements (i.e. the MOSFETs) of a VCO. Omitting it would result in thermal noise
contributions only from the tank being accounted for (as indicated by setting the first term
in the expression to 1). The second term in (3.31) describes thermal noise contributions
from the differential cross-coupled MOSFET pair where the VCO biasing current and
output signal amplitude are represented by IV CO and Vo respectively. The third term
in (3.31) then describes thermal noise contributions from the biasing MOSFETs. The
co-efficient γ, found in both the second and third terms, is the noise factor for a single
MOSFET which is approximately equal to 2/3 for long-channel MOSFETs.10 As will be
seen in section 3.7 valuable insight into the different regions of operation for a VCO can
be explained by (3.31).
Moving closer in again towards ωo for ∆ω ≤ 1/∆ω1/f3 , we encounter a third and final
region where L(∆ω) is once again seen to be dependant on frequency, but this time with
a roll-off rate of 1/∆ω3 above the noise floor. As such, this region is commonly termed
the 1/f3 region of phase noise whose behaviour above the noise floor is predicted by the
following term in (3.27):
L(∆ω) = 10 · log
{
2F2kT
Ps
[(
ωo
2Qtank∆ω
)2]
·
(
∆ω1/f3
∆ω
)}
(3.32)
The increased roll-off rate in the third region is due to flicker noise within the active
components (i.e. the transistors) of the VCO. Flicker noise is a strange phenomenon11
10γ may need to be increased for short-channel MOSFETs [49].
11There exists various models seeking to described the origin of flicker noise in electronic
devices ([50], [51]) where at present no unified theory has been agreed on.
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which occurs most predominantly at low frequencies. As such it exhibits a noise spectrum
which rolls-off at a rate of 1/f leading to it being commonly termed 1/f noise. Therefore
at low frequencies, flicker noise forces the slope of the close-in phase noise behaviour of a
VCO (in the third region above the noise floor) to increase by a factor of 1/f , resulting
in the increased roll-off rate of 1/∆ω3 as predicted by (3.32). The boundary frequency
between the 1/f3 and 1/f2 regions is then represented by ∆ω1/f3 where it is commonly
termed the flicker noise corner frequency.
Leeson’s model in (3.27) can thus be viewed as a composite expression of the terms in
(3.29), (3.30) and (3.32) with the individual noise excess factors (F1 and F2) being lumped
into one factor (F ). In practice it is generally quite difficult to calculate F (and ∆ω1/f3) a
priori, and so Leeson’s model is rarely used to compute values for phase noise under specific
conditions (this task is left up to simulation). However as previously mentioned, the most
attractive feature of the model (and the reason for its popularity) is that it intuitively
describes phase noise behaviour in a VCO in a way which provides meaningful insights
into how it can be reduced. The main insights can be taken from (3.30) by replacing Ps
with its equivalent expression V 2o /Rs to give the following:
L(∆ω) = 10 · log
{
2F2kTRs
V 2o
(
ωo
2Qtank∆ω
)2}
(3.33)
Analysis of (3.33) thus reveals the following:
1. L(∆ω) ∝ 1/Q2tank: Increasing Qtank significantly reduces phase noise in a VCO.
From (3.7) and section 3.5 this corresponds to optimising the inductor such that it
achieves as high a quality factor (QL) as possible.
2. L(∆ω) ∝ 1/V 2o : Increasing the amplitude of the output signal significantly reduces
phase noise in a VCO. This however only applies up to a certain point after which
phase noise starts to degrade (discussed further in section 3.7).
3. L(∆ω) ∝ F2: Decreasing the thermal noise contributions from the active VCO
components themselves reduces phase noise in a VCO. In [52] it was shown that the
third term in (3.31) can be significantly reduced by decreasing the widths of the
cross-coupled differential MOSFETs.
4. L(∆ω) ∝ Rs: Decreasing Rs increases QL and so it only holds to reason that a
reduction in phase noise will also be achieved.
5. L(∆ω) ∝ ω2o : This may or may not provide a means of reducing VCO phase noise
but it is worth noting that the larger ωo, the lower the phase noise. As a result,
achieving low phase noise operation for high frequency applications becomes very
challenging.
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3.6.3 Limitations of Leeson’s Model and the Reduction of Flicker Noise
The primary limitation of Leeson’s model is that it does not provide any meaningful
insights into flicker noise behaviour in a VCO and how it can be reduced. This is quite
concerning since flicker noise is a major issue for modern wireless applications employing
narrow channel spacings (for example: GSM standard employs channel spacings of only
200kHz). Since it degrades the close-in phase noise performance of a VCO, flicker noise
can lead to cross-channel interference between closely separated channels and so should
be strongly suppressed for such applications. To alleviate this, the time-varying model
developed in [46] offers some insight into flicker noise dependencies within a VCO. In
particular it shows flicker noise to be dependant on the symmetry of the output waveform
and so can be reduced by improving this symmetry. One interesting result following
from this is that the flicker noise corner frequency in a VCO (∆ω1/f3) is not equal to
the device corner frequency where it is shown to be less by a specific factor. The design
implications of this are that by improving output waveform symmetry, device flicker noise
can be compensated for. Since LC-tank VCOs generally offer more symmetrical output
waveforms than ring VCOs, this contributes to their superior phase noise performance.
Further insight into flicker noise behaviour in a VCO was reported in [27] which showed
the biasing transistors to be a significant contributor to the overall flicker noise of a VCO.
In particular it showed such bias flicker noise to upconvert to phase noise via CMM-FM and
AM-FM mechanisms stimulated by the varactor non-linearity. Therefore, a direct method
to reduce such flicker noise effects in a VCO is by reducing varactor non-linearity, which for
the UMCs 90nm CMOS process was seen in section 3.4 to be achievable by employing diode
varactors over MOS varactors. As this upconversion mechanism is particularly sensitive
to VCO gain (KV CO), the low resulting KV CO values from diode varactors further reduces
its end effect.
There are many more publications claiming various techniques to reduce flicker noise,
some of which can be found to contradict each other. As such the subject of flicker noise
reduction in a VCO is a vast topic still very much under active research whose in-depth
treatment is beyond the scope of this thesis. Nevertheless, some simple guidelines were
followed to reduce the effect of flicker noise in the final VCO of this thesis, as will be seen
in section 3.8.
3.7 Current Flow in a VCO
Excellent insight can be gained into the different regions of VCO operation by analysing
its current flow during steady state. This is illustrated in Fig. 3.32 for a single-ended
tuned VCO architecture with PMOS current sink (M1, M2) and NMOS cross-coupled
differential pair (M3, M4).
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Fig. 3.32: Current flow in a VCO during steady state
From Fig. 3.32, the VCO current (IV CO) can be assumed to be periodically
commutated between the left (I−V CO) and right (I
+
V CO) sides of the tank. This occurs due
to the switching nature of the cross-coupled differential pair as summarised by Table. 4.8.
V +out V
−
out M3 M4 IV CO
> VDC < VDC ON ≈ OFF I+V CO
< VDC > VDC ≈ OFF ON I−V CO
Table 3.4: Operation table for steady state current flow in a VCO
At low frequencies where switching times of M3 and M4 are negligible, the current
waveform injected into each side of the tank can be assumed a square wave [48] of
frequency ωo. As all the odd harmonics (3rd, 5th, etc) of this square wave will be
strongly attenuated by the tanks band-pass characteristic (see section 3.2 and (3.28)),
it is sufficiently described by the fundamental component of its Fourier representation.
Assuming for the moment that the voltage across the tank (which equals the output
signal amplitude Vo) is not limited by the available headroom from the supply voltage, it
can at low frequencies be approximated as follows [48]:
Vo ≈ 4
pi
IV CORp (3.34)
However at high frequencies, where the finite switching times of M3 and M4 do
not become negligible, the injected current into each side of the tank can be better
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approximated by a sine wave [53]. Once again, assuming for the moment that Vo is
not limited by the available headroom from the supply voltage, it can at high frequencies
be approximated as follows [53]:
Vo ≈ IV CORp (3.35)
Both (3.34) and (3.35) assumed Vo was not limited by the available headroom from
the supply voltage. These showed it to increase linearly with IV CO and hence become
limited only by IV CO. Operation within this region is thus defined as the current-limited
(I-limited) region where any increases in IV CO result in direct increases in Vo. This increase
cannot continue indefinitely however as eventually Vo will become limited by the available
headroom from the supply voltage. Once this occurs, (3.34) and (3.35) no longer apply as
Vo is now pegged at some maximum value. Operation within this region is thus defined
as the voltage-limited (V -limited) region where any further increases in IV CO render no
change in Vo.
These two regions are extremely important in terms of low phase noise and low power
operation of a VCO. In (3.33), phase noise within a VCO was shown to be inversely
proportional to the square of the output signal amplitude (i.e. L(∆ω) ∝ 1/V 2o ) suggesting
that Vo should be made as large as possible to minimise phase noise. From (3.34) and
(3.35), this suggests that IV CO should be increased until Vo reaches its maximum value, in
other words until it becomes limited by the available headroom from the supply voltage.
This statement alone suggests that in the interest of minimising phase noise, IV CO should
be increased until the VCO is operating in the V -limited region. Whilst it is true to
state that increasing Vo through increasing IV CO in the I-limited region reduces phase
noise, this reduction does not continue into the V -limited region. In fact as shown in
[54], phase noise will be at its minimum at the boundary between the I- and V -limited
regions and then start to degrade as IV CO is increased further. The reason for this can
be seen through close analysis of the expression for the excess noise factor due to thermal
noise contributions from the active elements (i.e. MOSFETs) of a VCO (F2) in (3.31)
[48]. In the I-limited region, any increases in IV CO cause Vo to grow according to (3.34)
and (3.35). Substituting these equations separately into (3.31) show the second term of
F2 to reduce to γ and 4γ/pi for low and high frequency operation respectively. Therefore,
assuming gmRp is held constant, F2 remains constant in the I-limited region and so by
virtue of (3.33), allows phase noise to reduce by 1/V 2o . In the V -limited region however,
where Vo becomes pegged at some maximum value, the second term of F2 starts to increase
linearly with IV CO. In other words, in the V -limited region thermal noise contributions
from the cross-coupled differential pair starts to increase. Since Vo no longer increases with
increasing IV CO, with this increase in F2 comes a hand in hand increase in phase noise.
The effects of the previous discussion can be clearly seen in Fig. 3.33 which plots the
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phase noise of a VCO for different values of IV CO. The VCO used for the measurements
in Fig. 3.33 was designed using UMCs 90nm CMOS process where its architecture was
based on that shown in Fig. 3.32. For the plot to achieve a fair representation of phase
noise behaviour due to operation in the I- and V -limited regions, various efforts were
required to reduce insignificant dependencies pertaining to the current discussion. Firstly,
all phase noise measurements were carried out at the same offset frequency (∆ω = 100kHz)
to eliminate the dependency on ∆ω in (3.33). As such, phase noise on the plot is denoted
as PN instead of L(∆ω) since for this plot, it no longer depends on ∆ω. Secondly, all PN
measurements were made at the same frequency (4.8GHz) to eliminate the dependency
on ωo, Qtank and Rs in (3.33). This was achieved in practice by slightly adjusting the
capacitance within the tank for each bias current setting, thereby maintaining a constant
oscillation frequency. Lastly, the DC bias level (VDC) for each measurement was held
constant to reduce any dependencies due to small signal effects.
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Fig. 3.33: VCO PN behaviour in the I- and V -limited regions of operation
The plot of Fig. 3.33 clearly shows the VCO to operate in the I-limited region for
IV CO < 800µA with its phase noise decreasing as IV CO reaches 800µA, at which point PN
is at its minimum value. For IV CO > 800µA then, the VCO enters the V -limited region
where thermal noise contributions from the differential cross-coupled pair cause phase
noise to increase again. Therefore in Fig. 3.33, it is obvious to see the boundary between
the I- and V -limited regions occurs for IV CO = 800µA which, from the perspective of low
phase noise operation, becomes the optimal bias current setting for the simulated VCO.
It should be noted that setting IV CO at the boundary point between the I- and
V -limited regions is also in the interest of low power operation since increasing IV CO
beyond the boundary point constitutes a waste in power with no beneficial return.
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3.8 VCO Architectures
There are various architectures to implement a VCO, all of which differentiate by the
configuration of the active elements around the LC-tank. Four of the main choices are
shown in Figs. 3.34 → 3.37.
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Fig. 3.34: All NMOS topology
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Fig. 3.35: All PMOS topology
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Fig. 3.36: Double cross-couple topology
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Fig. 3.37: Hybrid topology
In Fig. 3.34 all the active elements are realised with NMOS devices [55]. This
architecture enables output voltage swings to grow to twice the power supply voltage,
which from (3.33) dramatically improves phase noise performance of the VCO. However,
from a reliability point of view such large output voltage swings are highly undesirable as
they are directly seen at the gates of the cross-coupled differential MOSFET pair (M1, M2).
Large voltages experienced at the gates of a MOSFET will overtime degrade its gate oxide
material (break molecular bonds within the oxide leading to trapped charges and hence
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hot-electron tunnelling) leading to reduced performance or in extreme cases, all out device
failure (oxide breakdown [56]). In addition, the all NMOS topology results in the LC-tank
being placed at the Vdd line thereby offering no isolation from noise on the Vdd line.
Such issues are not encountered by switching to an all PMOS architecture (shown in
Fig. 3.35) which results in the tank being placed at Vss [57]. This provides excellent
isolation from supply noise where [52] claims a 20dB improvement in output phase noise
over the architecture of Fig. 3.34. Output voltage swings are then limited by this
architecture to < Vdd, for which gate oxide reliability over a specified time will always
be guaranteed by the process reliability engineer. In addition, the use of PMOS devices
may result in reduced flicker noise over NMOS devices, attributed to their buried channel
behaviour [58].12
The bias sink and source of Figs. 3.34 and 3.35 are implemented as NMOS and
PMOS devices respectively. In order to make them robust against channel length
modulation effects, these devices will typically employ large dimensions (to increase output
conductance’s) which will somewhat reduce their flicker noise [29]. Nevertheless their
flicker noise will still be prevalent with [27] claiming it to be a dominant source of phase
noise degradation. This can be addressed with filtering [60], however at the cost of an
additional inductor thereby dramatically increasing silicon area requirements. It can also
be addressed by operating the bias source or sink in the triode-region [61], however at
the cost of requiring a voltage regulator and amplitude control scheme thereby increasing
design complexity, time, cost, resources and overall power consumption of the end circuit.
Such noise can be most effectively eliminated by simply eliminating the bias source or
sink altogether [62]. This gives the doubled cross-coupled architecture of Fig. 3.36 which
employs both PMOS and NMOS differential cross-coupled pairs. Another advantage of
this architecture is that it halves the required current necessary to sustain oscillation
as per (3.20), leading to a reduction in power consumption over the other architectures
by a factor of two. However, the primary disadvantage of this architecture is that by
removing the biasing element of a VCO we can thus no longer guarantee its DC bias level
(VDC) over PVT variation. This issue could be addressed by adding a bias source or sink
onto the circuit [53], but at the cost of re-introducing the problem of bias flicker noise.
In addition, the resulting architecture would actually consume more voltage headroom
(by one overdrive voltage Vov, see see section 4.2.2) than the previous architectures thus
making it unsuited to modern technologies with limited supply voltages.
The final architecture shown in Fig. 3.37 is simply a hybrid of the architectures
of Figs. 3.34 and 3.35 [35] and so exhibits a mixture of their various advantages and
disadvantages.
12It should be noted that superior flicker noise performance of PMOS over NMOS has not been
consistently observed over all processes [59].
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From the point of view of low phase noise and power operation, the architecture of
Fig. 3.36 is highly desirable. However, as it is not PVT robust it is simply not practical.
From the point of view of reliability the architecture of Fig. 3.34 is non-optimal. This
leaves the architectures of Fig. 3.35 and 3.37, which for the final VCO of this thesis, the
architecture of Fig. 3.37 was chosen.
One interesting modification to the chosen architecture is to place a capacitor (C) at
the drain of M2 as shown in Fig. 3.38. The effect of this seems to slightly suppress flicker
noise upconverting to phase noise via the mechanisms described in [27]. This is shown
in Fig. 3.39 which plots the simulated phase noise of a VCO oscillating at 4.8GHz for
the cases with and without the additional capacitor. The VCO was designed using the
chosen architecture in UMCs 90nm CMOS process, where a metal-insulator-metal (MIM)
capacitor was inserted for C. The widths and lengths for this capacitor were set to 20µm
(larger dimensions resulted in insignificant improvements) to achieve a total capacitance
of ≈ 0.8pF. Phase noise (PN) measurements were taken at 10kHz offset from the carrier
frequency for Vctrl = 0.5V. This ensured the varactors were biased at the centre of their
tuning curves, which from Fig. 3.23 achieves the largest slope and hence upconversion of
flicker noise [35]. Fig. 3.39 shows this simple step to reduce close-in phase noise by 1dB
representing a phase noise improvement of ≈ 20% over the case without C.
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Fig. 3.38: Placement of additional capacitor
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Fig. 3.39: Simulated phase noise
3.9 VCO Issues Addressed in this Thesis
In order to ensure the specified output frequency range is reliably covered over PVT
variation, and to enable multi-band (or standard) operation in wireless communication
systems, modern day VCOs are required to have a sufficiently large tuning range (typically
termed wideband VCOs). This, together with the reduced supply voltages that accompany
low technology nodes, imply a high VCO gain, KV CO defined in (2.13). This is concerning
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as the larger the KV CO value, the more degraded the VCO (and hence PLL) phase
noise performance (shown in sections 4.2.2 and 4.5.4). As a result, achieving low noise
performance whilst maintaining large tuning ranges is a major issue for modern day VCO
designs. This is addressed by the architectures introduced in chapters 4 and 5 which
together simultaneously achieve requirements for low phase noise and large tuning ranges.
In section 3.4, varactors were shown to exhibit a non-linear C(V) characteristic which
results in a non-linear KV CO that varies across Vctrl. It should be clear from the discussions
in sections 2.7.4, 3.4.3 and 3.6.3 that KV CO variation is a major issue for VCOs and in
fact represents one of the primary challenges facing VCO design today. Furthermore, with
the architecture introduced in chapter 5 to simultaneously achieve low phase noise with
large tuning ranges, comes a new source of KV CO variation. As this new source severely
increases KV CO variation it must be addressed, with the novel architecture presented in
chapter 5 effectively eliminating its occurrence.
Finally, all the VCOs thus far discussed exhibited single-ended tuning. As will be shown
in chapter 4, differential CPs together with differential LFs offer superior performance over
their single-ended counterparts. However, in order to control a VCO with single-ended
tuning, the differential outputs of such a CP/LF combination must first be converted to
single-ended form via a differential to single-ended converter (i.e. a differential amplifier)
[13], [21]. However, as this approach requires additional components it increases design
complexity, cost, time and resources. More importantly, it increases power consumption
and may degrade noise performance of the PLL. This issue is elegantly addressed in
chapter 4 which introduces a VCO architecture directly compatible with a differential
CP/LF.
3.10 Summary
This chapter was written with three goals in mind. The first goal was to explain
the fundamentals of oscillation, the design of a VCO and most importantly, various
justifications to choices made for the final VCO of this thesis. The physical causes for
oscillation in an LC-tank were explained in section 3.1 where energy transfer between
the passive components was shown to be responsible for the generation of an output
signal oscillating at a specified frequency. The dampening of this output signal was then
attributed to losses primarily within the inductor of the tank, which introduced one of the
most important design parameters pertaining to VCO design - the quality factor of the tank
(Qtank). The design of an oscillator to overcome these losses such that constant oscillation
is sustained was then shown in section 3.3, which introduced another extremely important
design parameter to VCO design (inextricably linked to Qtank) - parallel resistance of
the tank (Rp). Tuning in a VCO was shown in section 3.4 to be achievable through two
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physically different devices. Both devices were described and analysed which led to the
justification of one device over the other for the final VCO of this thesis. The importance
of the inductor and its primary loss mechanisms were then described in section 3.5 which
justified the inductor choice and operation frequency of the final PLL for this thesis. In
section 3.8, various VCO architectures were discussed where the final architecture for the
VCO of this thesis was justified.
The second goal of this chapter was then to describe the general behaviour of a VCO
and in particular the behaviour of one of the most influential design criterion for a VCO
- low phase noise operation. Phase noise in a VCO was modelled in section 3.6 which
showed its various dependencies, thereby providing insights pertaining to its reduction.
In particular, this showed the importance of Qtank and the output signal swing to low
phase noise operation, with the limitations of the output signal swing being explained in
section 3.7.
Finally the third goal of this chapter was to recognise the limitations of the VCO. This
was achieved through the various discussions throughout this chapter (and some from the
proceeding chapter) which were cumulated in section 3.9 where the issues dealt with in
forthcoming chapters of this thesis were explained.
Upon reading this chapter, the reader should be aware of the fundamentals of VCO
operation, its primary design parameters and most importantly its limitations which will
be addressed in the coming chapters. In addition, the reader should be confident of various
choices made for the final VCO of the thesis.
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Fully Differential PLLs
The core block diagram for a PLL was given in Fig. 2.1 where it was shown to consist of
five main blocks: PD, CP, LF, VCO and feedback divider. Of these, the CP, LF and VCO
are generally considered the analog blocks of a PLL with the PD and feedback divider
being considered the digital blocks. The conversion of a PLL to fully differential operation
centers around the analog blocks. For example, in the earliest PLLs both the CP and LF
strictly employed single-ended operation (i.e. exhibited a single output line) where the
VCO employed single-ended tuning (i.e. exhibited one control line Vctrl). However, by
converting the CP and LF to differential operation and the VCO to being differentially
tuned, a fully differential PLL can be realised which exhibits numerous advantages over
its single-ended counterpart.
The advantages of a fully differential PLL will be shown throughout this chapter where
they will be seen to make them an increasingly attractive alternative over single-ended
PLLs for shrinking technologies and low noise operation.
4.1 Differential Operation
Single-ended circuit blocks exhibit one output whereas differential circuit blocks exhibit
two which (ideally) are equal and opposite in magnitude. This is illustrated in Fig. 4.1:
Single-Ended 
Block
V1
V2
V1
Differential
 Block
Fig. 4.1: Illustration of single-ended and differential-ended outputs
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The voltage output of a circuit block is always measured with respect to a reference
potential and so can be rigorously defined as:
Vout = Vmeasured − Vref (4.1)
where output, measured and reference voltages are represented by Vout, Vmeasured and Vref
respectively.
The output of a single-ended block (V1 in Fig. 4.1) is usually measured with respect
to ground (0V), and so from (4.1) can be defined as:
Vout = V1 − 0
= V1 (4.2)
The outputs of a differential block (V1 and V2 in Fig. 4.1), however are measured with
reference to a common-mode voltage (Vcm), defined as:
Vcm =
VDC1 + VDC2
2
(4.3)
where the DC bias levels for V1 and V2 are represented as VDC1 and VDC2 respectively.
The output of a differential block (i.e. the differential output) is thus defined as the
difference between the two individual outputs, which from (4.1) can be defined as:
Vout = (V1 − Vcm)− (V2 − Vcm)
= V1 − V2 (4.4)
4.2 Advantages of Differential Operation
4.2.1 Common-Mode Noise Reduction
Common-mode noise was defined in section 2.8.3 as noise which affects all (or a subset
of) nodes in a system equally. As this noise source becomes increasingly significant with
continual technology downsizing where device integration increases, the reduction of it (or
its effects) becomes increasingly necessary to realising low noise performance. For example,
wireless transceivers (see chapter 1) are commonly embedded on densely populated system-
on-chip (SOC) integrated circuits (ICs) which are often fabricated using low technology
nodes to enable a high integration of digital circuit blocks. Given that the standards
which the wireless transceivers must typically comply with often impose demanding low
noise specifications, the reduction of their common-mode noise (or its effects) becomes
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absolutely necessary to meeting such specifications.
As stated in section 2.8.3, common-mode noise is often generated by the high frequency
switching of digital circuitry which can ac-couple onto nearby lines. On an IC, lines
particularly vulnerable to such behaviour are the Vdd and Vss lines common to all devices.
Therefore in such cases, one approach to reducing the effects of common mode noise is
simply to isolate any noise sensitive circuitry (such as PLLs) from the noisy Vdd and
Vss lines. Isolation from the Vdd line is achieved in practice by supplying the noise
sensitive circuitry with its own unique supply potential. This however requires a voltage
regulator to be implemented thereby increasing design complexity, cost, time, resources
and overall power consumption of the end circuit. Isolation from the Vss line is then
achieved by embedding the noise sensitive circuitry in its own unique n-well using a triple-
well process. Disadvantages with this approach arise due to the high manufacturing costs
associated with triple-well processes thereby dramatically increasing overall project cost.
One very attractive property of differential operation is that it dramatically reduces
the effects of common-mode noise on the Vdd and Vss lines (amongst other lines), without
the need for expensive triple well processes or voltage regulators. To see why this is so,
suppose the differential block of Fig. 4.1 incurs common-mode noise which affects both
outputs equally, hence perturbing them from their nominal values by a voltage |∆vcm|.
Since the differential output is simply the difference between these two outputs (see (4.4)),
this common-mode perturbation cancels out as follows:
Vout = (V1 + |∆vcm|)− (V2 + |∆vcm|)
= V1 − V2 (4.5)
The reduction of common-mode noise through differential operation will be shown
repeatedly throughout this chapter.
4.2.2 Doubled Output Voltage Swing
The output voltage swing of a single-ended block is defined as:
Vswing = Vmax − Vmin (4.6)
Following from (4.6) and recalling (4.4), the output voltage swing of a differential block is:
Vswing = (V1max − V2min)− (V1min − V2max)
= V1max − V2min − V1min + V2max (4.7)
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Provided the differential architecture exhibits perfect symmetry, its outputs will be equal
in magnitude (i.e. V1max = V2max = Vmax and V1min = V2min = Vmin). From this it follows
that:
Vswing = 2(Vmax − Vmin) (4.8)
This is an attractive property for low noise operation as it reduces the effect of noise
by increasing signal to noise ratios (SNR). It is an especially attractive property for low
technology nodes where the reduction of supply voltages (in order to maintain constant
scaling with decreasing device dimensions) severely limits output voltage swings. This can
be seen for the single-ended CP illustrated in Fig. 2.6 whose output voltage swing can be
shown to be:
Vswingcp = Vdd − 2Vov (4.9)
where Vov represents the overdrive voltage of the current source and sink i.e. the minimum
drain-source voltage required to maintain the current defining transistors in saturation.
Evident from (4.9) is that the output voltage swing of a single-ended CP scales linearly
with Vdd. This reduction is however reduced by halve for a differential CP whose output
voltage swing (from (4.8) and (4.9)) follows as:
Vswingcp = 2(Vdd − 2Vov) (4.10)
The effect of this doubled output voltage swing is reduced phase noise from the VCO. To
see why this is, recalling (2.14) and noting that the CP output voltage swing (Vswingcp)
completely determines the control voltage range for a VCO (∆Vctrl), the frequency range
covered by a VCO can be defined as follows:
∆ωvco = KV CO ∆Vctrl
= KV CO Vswingcp (4.11)
From (4.11) we can see that for a specified tuning range, a doubled output voltage swing
from the CP (as per (4.10)) reduces KV CO requirements by half.
1 As KV CO quantifies
the gain of a VCO, by its very nature it will translate noise on the VCO control line
(Vctrl) to phase noise at its output. Therefore a reduction in KV CO by half reduces noise
contributions from the Vctrl line by 3dB. As flicker noise effects are sensitive to KV CO (see
1Maintaining the same KV CO, a doubled output voltage swing from the CP doubles ∆ωvco, making
differential operation also very suitable to wideband VCOs/PLLs necessary to enable multi-band (or
standard) operation in wireless communication systems.
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section 3.6.3), a reduction in KV CO will also reduce their contributions to output phase
noise. This reduction in VCO phase noise will be shown in section 4.5.4.
4.2.3 Additional Advantages
In addition to the above advantages, differential operation for a CP achieves a dramatic
reduction in static phase error (shown in section 4.3.2), where for LFs implemented on-
chip (i.e. fabricated onto silicon), differential operation reduces silicon area requirements
of the LF by approximately a factor of two (shown in section 4.4.2).
All these advantages of differential operation and their relevance to PLLs and IC design
in general, are thus summarised in Fig. 4.2.
Advantages of 
differential 
operation
Reduced on-
chip LF area 
requirements
Reduced 
static phase 
error
Reduced 
common-
mode noise
Attractive to all IC 
designs but 
particularily modern 
SOC designs 
Doubled output 
voltage swing
Attractive to low 
phase noise 
VCO operation
Attractive to 
widband VCOs/PLLs
Attractive to low 
technology nodes
Attractive to all 
PLLs 
Attractive to low 
nose PLL operation 
Fig. 4.2: Advantages of differential operation
It should be noted however that the advantages of Fig. 4.2 do come at a small cost.
This is more complex circuitry and the need for common-mode feedback circuitry (see
section 4.3.4). However, these costs are often acceptable in comparison to the benefits
gained, where it is the primary goal of this chapter to completely justify the conversion of
a conventional PLL to fully differential operation.
4.3 Differential Charge-Pump (CP)
The first block of a PLL which will be converted to differential operation in this chapter,
is the CP.
4.3.1 Basic operation
The differential CP exhibits two outputs which (assuming perfect matching) are always
equal and opposite in magnitude (i.e. as one output voltage increases, the other decreases).
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An ideal differential CP is illustrated in Fig. 4.3 which shows it to be basically a parallel
connection of the two single-ended CPs shown in Fig. 2.6 with differential outputs denoted
by CP− and CP+. As such, it consists of two ”UP switches” and associated current sources
giving rise to two ”UP” networks, and two ”DN switches” and associated current sinks
giving rise to two ”DN networks”. The overall operation of the differential CP can thus
be summarised in Table 4.1 which is given with reference to the PLL input conditions and
CP outputs.
Vdd
Icp
Icp
S1
S2
Icp
Icp
S3
S4
CP
-
CP
+
UP DN
UPDN
Fig. 4.3: Ideal differential CP
UP DN UP DN S1 S2 S3 S4 CP
− CP+
φref > φfb 1 0 0 1 ON OFF OFF ON increase decrease
φref < φfb 0 1 1 0 OFF ON ON OFF decrease increase
Table 4.1: Operation table for a differential CP
Table 4.1 shows that when the input reference signal (φref ) has frequency greater
than the feedback signal (φfb) or phase which leads that of φfb, the PFD outputs an
UP pulse to turn on switches S1 and S4 and turn off switches S2 and S3. As a result
CP− and CP+ proportionally increase and decrease respectively. Then for the case where
φref < φfb, S2 and S3 turn on while S1 and S4 turn off hence causing CP
− and CP+
to proportionally decrease and increase respectively. The resulting current flow for both
these cases is illustrated in Fig. 4.4, where that for φref > φfb is shown by the green
arrows and that for φref < φfb is shown by the yellow arrows.
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Vdd
Icp
Icp
S1
S2
Icp
Icp
S3
S4
CP
-
CP
+
UP DN
UPDN
ᶲref > ᶲfb
ᶲref < ᶲfb
Fig. 4.4: Current flow in a differential CP
To realise this behaviour in practice, the ideal switches shown in Figs. 4.3 and 4.4 must
be realised using complementary devices as shown in Fig. 4.5. This shows the UP switches
to be realised with PMOS devices (M1 and M3) and the DN switches with NMOS devices
(M2 and M4). Similar to the single-ended CP illustrated in Fig. 2.7, the gate inputs of
M1 and M3 are connected to an inverter to realise the CP operation. These inverters are
typically left out in differential CP diagrams where the inputs to M1 and M3 are typically
denoted as M1 and M3, as will be adopted from this point on in the thesis.
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+
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Fig. 4.5: Practical differential CP
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4.3.2 Performance Analysis
To analyse the performance advantages offered, the differential CP of Fig. 4.5 was designed
using UMCs 90nm CMOS process. The performance was then compared with the single-
ended CP of Fig. 2.6, designed using the same process.
Output voltage swing : First the output voltage swings for both CPs (Vswingcp) were
examined. Given that the concerned process is a low technology node, its voltage supply
was limited to 1V. This, in addition to Vov for the current sources and sinks severely
limited Vswingcp for both CPs (see (4.9) and (4.10)). For the single-ended CP, Vswingcp was
limited to 0.5V, where for the differential CP it was double that at 1V (as per (4.10)). This
increased output voltage swing thus results in the advantages discussed in section 4.2.2.
Common-mode noise: Next the effect of common-mode noise was examined. First, to gain
an intuitive view of its effects, noise was superimposed onto the Vdd lines of both CPs and
its effect on the output signals during steady state in the time domain examined. This
noise was modelled by placing a signal source in series with the Vdd line which injected a
sine wave of specified frequency and amplitude into the circuits. A sine wave was used for
the analysis as it enables the effects of common-mode noise at specific frequencies (namely
low and high frequencies) to be examined (a pulse wave has a large frequency content
and thus would not enable such analysis). Figs. 4.6 and 4.7 plot the outputs from the
single-ended and differential CPs respectively, for a sine wave oscillating at 1MHz with
amplitude of 10mV (i.e. 0.001% of Vdd) superimposed on the Vdd lines.
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Fig. 4.6: ∆vo for the single-ended CP
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Fig. 4.7: ∆vo for the differential CP
Immediately obvious from Figs. 4.6 and 4.7 is the dramatic reduction in common-mode
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noise effects achieved by the differential CP. For the single-ended CP, Fig. 4.6 (whose y-
axis is in units of mV) shows noise on the Vdd line to pass almost unaffected thereby
greatly perturbing the outputs from their steady state nominal value. However for the
differential CP, Fig. 4.7 (whose y-axis is in units of pV) shows the effect of such noise on
the output signal to be significantly smaller. This is best summed up by taking the rms
values for both signals which were calculated for the single-ended and differential CPs to
be 9.22mV and 1.16pV respectively. Comparing the two values thus shows the differential
CP to achieve a reduction in the described common-mode noise over the single-ended CP
of almost 200dB.
Next the effect of common-mode noise at different frequencies was examined. To
achieve this, the signal source previously described injected sine waves oscillating over a
wide range of frequencies, where the maximum perturbation of the output signal from its
nominal steady state value (∆vomax) for each frequency was recorded. In order to make the
analysis complete, and to give a good general overview of the effects of common-mode noise
in both circuits, the signal sources were placed at all the nodes susceptible to common-
mode noise for both circuits and their effect on the output signals each individually
examined. For both CPs this entailed placing the signal sources in series with the Vdd
lines (as previously described), Vss lines and at the inputs to all the switches. The sine
waves injected at each of these nodes all had amplitude of 10mV and oscillated over a
frequency range of 100kHz → 100MHz.2 The effect of this on the output signals for both
the single-ended and differential CPs is thus shown in Figs. 4.8 and 4.9 respectively.
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Fig. 4.8: ∆vomax for the single-ended CP
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Fig. 4.9: ∆vomax for the differential CP
2Noise from the CP occurring at frequencies above the loop bandwidth (K) will be attenuated by the
loops low pass filter characteristic (see Fig. 2.30 and (2.47)). As 100MHz is far greater than any practical
values for K, it was set as the maximum noise frequency to be analysed.
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In general, Figs. 4.8 and 4.9 show the effects of common-mode noise on the outputs
of both CPs to decrease as frequency increases. For the single-ended CP, Fig. 4.8 shows
noise superimposed on the Vss line (”V sscm noise”) to become increasingly dominant at
higher frequencies with noise superimposed on the inputs to the switches (”Swcm noise”)
being the least dominant. For the differential CP, Fig. 4.9 shows all the noise sources
to affect the output signal more or less equally with noise superimposed on the Vdd line
(”V ddcm noise”) shown to marginally dominate. Nevertheless, the effect of such noise on
the output signal is in the low pV range and so can be assumed negligible. This is in sharp
contrast to the single-ended CP where noise effects are shown to be in the mV range, hence
significantly perturbing the output signal from its nominal steady state value. In addition,
this dramatic reduction of common-mode noise effects achieved by the differential CP is
also seen to be maintained at high frequency.
It should be noted that the above analysis was specific to the CP and thus ignores
common-mode rejection capabilities of proceeding blocks in addition to any effects the
LF will have on the CP outputs.3 Nevertheless, the above analysis does suffice to show
the potential significant reduction in common-mode noise effects of a CP achieved by
adopting a differential CP architecture over a single-ended one, with this reduction being
maintained at high frequency.
Static phase error : Static phase error was introduced in section 2.3.1 where its dominant
cause was stated to be due to mismatch current. Differential CPs dramatically reduce
mismatch current thereby achieving significantly lower static phase errors. This can be
explained with reference to Figs. 4.10 and 4.11.
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Fig. 4.10: Perfect matching
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Fig. 4.11: Mismatch in UP network
3In practice the LF capacitors significantly dampen any perturbations on the CP outputs and so when
placed in a PLL, common-mode noise will not perturb the CP outputs to the same extent seen in Fig. 4.6.
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In steady state, UP = DN = 1 which turns on all switches. Assuming perfect matching
between all UP and DN networks, zero mismatch current exists and the CP current
(Icp) does not affect the outputs (no net flow of charge exits through CP
− or CP+),
as indicated by the green arrows in Fig. 4.10. Assuming now that mismatches exist
within both UP networks, mismatch currents will appear at both CP outputs. This is
shown in Fig. 4.11 where mismatches within the UP networks are shown to generate
positive mismatch currents (+∆icp1 and +∆icp3) indicated by the red arrows. If both
UP networks are perfectly matched such that they exhibit identical mismatches, then the
degree of mismatch between them will be zero. As a result, +∆icp1 = +∆icp3 causing
both CP outputs to be equally affected. In other words the mismatch currents will appear
as a common-mode offset on the differential CP outputs which, by virtue of (4.5) will
have negligible effect on the PLL. The exact same applies for mismatches within the DN
networks with resulting mismatch currents appearing as a common-mode offset on the CP
outputs as long as the DN networks are perfectly matched.
Mismatch current in a differential CP behaves as a common-mode offset only if the UP
networks perfectly match each other and the DN networks perfectly match each other. In
practice this reduces to the constraint of matching PMOS with PMOS and NMOS with
NMOS thereby avoiding the matching of physically different devices (PMOS with NMOS)
which results with single-ended CPs. As this new matching constraint is much more
effectively dealt with by increasing device dimensions as per (2.8), mismatch current in a
differential CP is typically orders of magnitude less than in a single-ended CP. To verify
this, the UP (IUP ) and DN (IDN ) currents for both the single-ended and differential CPs
were analysed under steady state conditions and their respective percentage mismatches
calculated. The resulting IUP and IDN currents for the single-ended CP are plotted over
an output voltage swing (Vcp) ranging from 0 → Vdd (0 → 1V) in Fig. 4.12.
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Fig. 4.12: IUP vs IDN
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Fig. 4.13: IUP vs IDN close-up
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Given that the single-ended CP was designed for a steady state output of 0.5V and
nominal CP current (Icp) of 100µA, Fig. 4.12 shows IUP and IDN to be ≈ Icp only over
a limited voltage range (IDN ≈ Icp for Vcp > Vcpmin and IUP ≈ Icp for Vcp < Vcpmax).
This is due to the overdrive voltages (Vov) of the current sink and source, which for the
single-ended CP were both ≈ 0.2V, hence resulting in the following allowable CP output
voltage swing (with some tolerance):
Vcpmin(0.25V ) ≤ Vcp ≤ Vcpmax(0.75V ) (4.12)
As we are only interested in this region of operation, Fig. 4.13 focuses in on it to
clearly show the mismatch between IUP and IDN . The resulting mismatches can then be
calculated using currents I1 → I6 shown on Fig. 4.13 [23], whose precise values are given
in Table 4.2.
Fig. 4.13 Definition Simulated value (µA)
I1 IUPmax 101.26
I2 IUPmid(Vcp = 0.5V ) 100.48
I3 IUPmin 97.47
I4 IDNmax 100.45
I5 IDNmid(Vcp = 0.5V ) 99.91
I6 IDNmin 98.02
All quoted values are typical case i.e. taken from a standard process corner simulation
Table 4.2: Simulated values for IUP and IDN for the single-ended CP
Using the values in Table 4.2, the mismatch between IUP and IDN (∆icp) and the worst
case Icp mismatch over Vswingcp (∆icp,Vcp) can be calculated as follows [23]:
∆icp(%) =
(2(I2 − I5))
I2 + I5
· 100 (4.13)
∆icp,Vcp (%) =
(I1 − I3)
I1 + I3
· 100 (4.14)
=
(I4 − I6)
I4 + I6
· 100 (4.15)
Inserting the relevant values from Table 4.2 into (4.14) and (4.15) yields Icp mismatches
over Vswingcp of 1.9% and 1.2% respectively. This worst case variation of 1.9% is not a
specific concern for static phase offset however as it quantifies output current variation
as opposed to current mismatch per say. Nevertheless, from the perspective of loop
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bandwidth variation (∆K) this variation is an issue (discussed in detail in chapter 5).
From the perspective of static phase offset, equation (4.13) is the most relevant which,
inserting the relevant values from Table 4.2 yields a typical mismatch between IUP and
IDN (∆icp) of 0.6%. Although this may seem small, Fig 4.13 shows its effect to increase
the steady state output voltage from 0.5V → 0.55V (i.e. a 10% increase), seen where IUP
and IDN intersect such that Kirchoffs current law at the output node can be satisfied.
To gain a perspective of these numbers, Table 4.3 compares them with specified values
(typical case) taken from two frequency synthesizer ICs available on the market today.
Manufacturer
National Analog
-
Semiconductor Devices
Model LMX2541 [23] ADF4351 [22] Single-ended CP
∆icp(%) 3 2 0.6
∆icp,Vcp(%) 4 1.5 1.9
Table 4.3: Performance comparison for the single-ended CP
It is somewhat surprising to see from Table 4.3 that the single-ended CP analysed
in this section offers improved matching in ∆icp over the two industry ICs. It should be
stressed that this was not intentional (no clever or novel design techniques were employed in
the single-ended CP) and is most probably due to the matching of the process technologies
involved. As stated in section 2.3.1, provided non-minimum dimensions are used, device
mismatch improves as technologies shrink.4 Although the exact technology nodes used
for the two industry ICs were not specified, the required Vdd supplies suggest technology
nodes around the 0.35µm node were used. Considering that our single-ended CP was
designed using a 90nm process, it would seem reasonable to assume the improved matching
in ∆icp is due to superior matching between devices employing non-minimum dimensions
(such as those used in the current sources and sinks) for our process.
Nevertheless, mismatch between IUP and IDN is still prevalent in the single-ended CP
whose effect can be effectively eliminated in the differential CP which fully exploits the
excellent matching seen for this 90nm process. As already explained, differential operation
in a CP reduces matching constraints to how well the UP networks match each other and
how well the DN networks match each other. This matching can be examined by analysing
the respective currents in each network under steady state conditions, that is the two UP
currents (IUP1 and IUP3 , see Fig. 4.4) and the two DN currents (IDN2 and IDN4 , see
Fig. 4.4). These are plotted in Fig. 4.14 over the allowable CP output voltage swing.
4The realisation of minimum dimensions in low technology nodes requires the processing equipment to
realise extremely small dimensions hence making their realisation of larger dimensions much more accurate.
As such, the matching of devices employing non-minimum dimensions greatly improves.
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Fig. 4.15: ∆icp
As expected (and given that the differential CP was also designed for a nominal CP
current (Icp) of 100µA), all currents exhibit a similar behaviour to that seen in Fig. 4.13
for the single-ended CP. Given the excellent matching for the concerned process, the UP
currents are seen to match each other excellently as is also the case for the DN currents.
To illustrate the mismatch ∆icp , it was calculated using (4.13) over the allowable CP
output voltage swing and plotted in Fig. 4.15. This shows the resulting mismatches to be
negligible with the UP network exhibiting slightly worse mismatch over the DN network.5
To allow a comparison with the single-ended CP, ∆icp,Vcp and the worst case value for ∆icp
at Vcp = 0.5V were calculated. These are shown in Table 4.4 which compares them with
corresponding values from the single-ended CP analysed in this section and a frequency
synthesizer IC employing a differential CP, available on the market today.
Manufacturer
Analog
- -
Devices
Model ADF4193 [21] Single-ended CP Differential CP
∆icp(%) 0.1 0.6 0.0006
∆icp,Vcp(%) 1 1.9 1.9
Table 4.4: Performance comparison for the differential CP
Table 4.4 shows the differential CP to achieve a reduction in ∆icp by three orders of
magnitude over the single-ended CP. In addition, it shows a reduction in ∆icp by over two
orders of magnitude over the differential CP used in Analog Devices ADF4193 frequency
5This occurs due to the additional n-well for PMOS devices introducing additional variability over
NMOS devices and thereby increasing device mismatch
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synthesizer (attributed mainly to the excellent matching of the 90nm process as previously
discussed). Interestingly it shows no difference in ∆icp,Vcp suggesting differential CPs not to
address the issue of mismatch current over CP output voltage swing. As such mismatch is
due to channel length modulation effects, it can be addressed by cascoding (where voltage
headroom allows) and (or) increasing output conductances using increased channel lengths.
Given that a voltage supply of 5V is specified for the CP of the ADF4193, cascoding could
be (and most probably was) used in the CP thereby contributing to its superior ∆icp,Vcp
value over our single-ended and differential CPs, which operated from a supply of 1V. In
addition to this, since short channel effects increase with shrinking dimensions, they will
be more prevalent in the 90nm process used to simulate our differential CP than for the
ADF4193 which, as mentioned previously, was fabricated using a technology node around
the 0.35µm node. The reduced occurrence of these effects would thus further contribute
to the superior ∆icp,Vcp of the ADF4193. However, as only ∆icp directly contributes to
static phase error we can thus conclude differential CPs to achieve significant reductions
in static phase error over their single-ended counterparts.
Section 2.3.1 stated unequal pulse arrival times to be another dominant source of
static phase error which results from having to place an inverter at the input of one of the
switches (see Fig. 2.7). Since for a differential CP, such inverters are required on both the
switching inputs for either the UP or DN networks (see Fig. 4.5), the pulse arrival times
on both inputs will be delayed by similar amounts (any mismatches will be negligible in
comparison to the turn-on times for the switches). As a result, a common-mode offset
similar to that illustrated by the red arrows in Fig. 4.11 ensues which, through the same
mechanism as for mismatch current, will be effectively eliminated.
Overall, the analysis performed in this section shows differential CPs to exhibit far
superior performance over their single-ended counterparts. They exhibit twice the output
voltage swing, reduce common-mode noise effects (at both high and low frequencies)
to negligible amounts and significantly reduce static phase error through reducing the
effects of mismatch current to negligible amounts, and practically eliminating those due
to unequal pulse arrival times. In light of these advantages it is very surprising that, from
an extensive search of frequency synthesizer ICs available on the market today, only one
was found to employ a differential CP (the ADF4193). The exact reasons for this are
not obvious as differential CPs present no significant overheads whilst realising significant
gains in terms of noise performance. Nevertheless, due to these gains, a differential CP
was employed in the final PLL of this thesis.
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4.3.3 Differential CP Architectures
Fig. 4.5 illustrated the simplest architecture [63] for a differential CP. This is in fact
an extremely effective architecture whose main modification is that it can be extended
to reduce static phase error due to charge sharing (see section 2.3.1) using a voltage
follower [62] or current steering [13] technique. For reasons discussed in section 2.3.1,
the current steering technique is preferred where the architecture presented in [13] is
used in the ADF4193 frequency synthesizer IC analysed in Table 4.4. A variation of this
architecture is presented in [16] where all the switches are realised using NMOS devices.
As this eliminates the need for inverters on the ”UP switches” it was decided to employ
this architecture in the final PLL of this thesis, whose complete schematic is presented in
Fig. 4.16.6 This shows the differential CP to consist of 12 NMOS and 3 PMOS transistors.
It’s biasing current (Icp) is assumed to be generated from an on-chip bandgap voltage (Vbg)
to give a ”bandgap over R” current defined as:
Icp =
Vbg
RIcp
(4.16)
where the current defining resistor is represented by RIcp .
The NMOS pairs (M1,M3) and (M1,M4) mirror this reference current to the DN
networks where M2 and PMOS pairs (M13,M14) and (M13,M15) mirror it to the UP
networks. All the switches are realised as NMOS devices (M5→M8) where M9→M12
are required to accurately set and maintain the common-mode voltage (Vcm), defined
in (4.3) and explained in section 4.3.4.
The CP output voltages are limited by the constraint of maintaining M1 → M4 and
M13→M15 in saturation. These are defined as:
Vcpmax = V dd+ Vov13→15 (4.17)
Vcpmin = Vov1→4 + Vds5→8(on) + Vds9→12 (4.18)
where the drain-source voltage of M5 → M8 when switched on is represented by
Vds5→8(on). The overdrive voltages for M1→M4 and M13→M15, and the drain-source
voltage of M9 → M12 are then represented as Vov1→4 , Vov13→15 and Vds9→12 respectively.
Applying (4.17) and (4.18) to (4.8) defines the CP output voltage swing (Vswingcp) as:
Vswingcp = 2((V dd− Vov13→15)− (Vov1→4 + Vds5→8(on) + Vds9→12)) (4.19)
The CP inputs are the inputs to the switches which come directly from the PFD and
so can be defined as VPFDON = 1V and VPFDOFF = 0V .
6W/L ratios and operating points for each transistor of Fig. 4.16 are detailed in section 6.2.
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Although the differential CP of Fig. 4.16 appears vastly different from that shown in
Fig. 4.5, it is important to see that its differential operation is identical. This can be seen
in Table 4.5 where the overall operation of the CP is summarised.
UP DN UP DN M5 M6 M7 M8 CP+ CP−
φref > φfb 1 0 0 1 OFF ON OFF ON increase decrease
φref < φfb 0 1 1 0 ON OFF ON OFF decrease increase
Table 4.5: Operation table for the chosen differential CP
Comparing the first and last two columns of Table 4.5 with those of Table 4.1 show them
to be the same verifying the differential operation of both CPs to be identical. The only
difference is how the differential operation is obtained. Comparing once again Tables 4.1
and 4.5, and noting that S1 = M5 = UP , S2 = M7 = DN , S3 = M8 = DN and
S4 = M6 = UP , it can be seen that the operation of the UP and DN switches are
identical for both structures. However, the operation of the UP and DN switches are the
inverse of each other. This is the main difference between the two architectures and results
because the UP and DN switches are realised as NMOS devices in Fig. 4.16, whereas in
Fig. 4.5 they were realised as PMOS devices.
The advantage of this architecture is that due to the inverse operation of the NMOS
switches, it intrinsically reduces charge sharing effects through current steering. It also
eliminates the need for inverters at the PFD outputs in addition to enabling a simple
mechanism for common-mode feedback (CMFB) control.
4.3.4 CMFB Control
As shown in section 4.1, differential outputs are measured with reference to a common-
mode voltage (Vcm) defined in (4.3). Therefore, it is imperative that Vcm be accurately
defined and remain constant over process, voltage, temperature (PVT) variation. In order
to achieve this, a CMFB control loop is required.
The CMFB control loop is a negative feedback loop, typically divided into three
networks: The sensing network, the comparison network and the compensation network.
The sensing network simply extracts Vcm from the differential outputs. This is then fed
to the comparison network which compares it to a reference voltage (Vref ) (set to some
nominal value for Vcm). The output from the comparison network is then fed to the
compensation network such that it counteracts any changes in bias levels to restore Vcm
back to its nominal value, hence giving the loop its negative feedback behaviour.
Sensing network : For the sensing network, a simple resistor divider was used, as shown
in Fig. 4.17.
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VCP
+
VCP
-
Vout
R1
R2
Fig. 4.17: Sensing network
Provided R1 = R2 in Fig. 4.17, the output voltage (Vout) is defined as (see Appendix A.12):
Vout =
VCP+ + VCP−
2
= Vcm (4.20)
It is very important to minimise mismatch between R1 and R2. As such, they should
be realised with polysilicon (”poly resistors”) as these exhibit reduced PVT variations
over resistors fabricated using an n-well. In addition, the should be laid out very close to
each other such that any mismatches are localised (i.e. affect both resistors equally). In
addition to this, it is extremely important to set R1 and R2 large (≥ 1MΩ) so as not to
interfere with the loop dynamics of the PLL.
Comparison network : For the comparison network, a simple differential amplifier was
used, whose block diagram is shown in Fig. 4.18.
-
+Vcm
Vref
Vcomp
Fig. 4.18: Block diagram of the comparison network
As can be seen from Fig. 4.18, the output from the sensing network (Vcm) is applied to the
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positive terminal, with the nominal value for Vcm (Vref ) applied to the negative terminal.
The advantages of a large CP output voltage swing were detailed in section 4.2.2, and so
to maximise this, Vref is typically set to Vdd/2. Any deviation of Vcm from this nominal
value (Vref ) will thus cause the output of the differential amplifier (Vcomp) to vary in
proportion as follows:
Vcomp = Av(Vcm − Vref ) (4.21)
where Av represents the overall voltage gain of the differential amplifier. The schematic
for the differential amplifier is then shown in Fig. 4.19.
Vref
Vcm
Vbg
ICMFB Vcomp
Vdd
M1 M2
M3 M4
M5 M6 M7
M8
CC
Fig. 4.19: Schematic of the differential amplifier used in the comparison network
Fig. 4.19 shows the differential amplifier to be a basic two-stage operational amplifier
(op-amp) with both stages biased with a bandgap over R current (ICMFB) as per (4.16).
The first stage comprises transistors M2 → M6 with ICMFB mirrored to it by the
(M1,M2) NMOS pair. The role of this stage is to amplify any differences between the two
input signals, done primarily through M3 and M4, with M5 and M6 acting as a current
load. Its output voltage (Vout1) is therefore defined as:
Vout1 = Av1(Vcm − Vref ) (4.22)
where Av1 represents the voltage gain of the first stage, defined as:
Av1 = gm3,4 (ro4 ||ro6) (4.23)
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where the output resistances of M4 and M6 are represented by ro4 and ro6 respectively,
and the transconductance of M3 or M4 is represented by gm3,4 .
It is important for the differential amplifier to exhibit a large voltage gain as this
forces the compensation network to react quicker. This could be achieved by increasing
Av1 either through increasing gm3,4 or increasing the total output resistance (rout) of the
stage. Increasing gm3,4 corresponds to increasing ICMFB and hence is unattractive to low
power applications. Increasing rout then corresponds to cascoding which is not an option
for low technology nodes due to limited voltage headroom. Therefore, a more attractive
approach is to simply add on a second stage thereby increasing the overall voltage gain
(Av) of the differential amplifier as follows:
Av = Av1 Av2 (4.24)
where Av2 represents the voltage gain of the second stage.
The second stage comprises transistors M7 and M8 and can be seen to be a basic
common-source amplifier. The biasing current (ICMFB) is mirrored to this stage by the
NMOS pair (M1,M8) with M7 acting as the driving transistor. The voltage gain of the
stage is thus defined as:
Av2 = gm7 (ro7 ||ro8) (4.25)
where the transconductance of M7 and the output resistances of M7 and M8, are
represented by gm7 , ro7 and ro8 respectively.
All the transistors within the differential amplifier must be maintained in saturation
which limits the input and output voltages as follows:
Vinmin = Vov2 + Vt3,4 (4.26)
Vinmax = V dd− Vt5,6 + Vt3,4 (4.27)
Vcompmin = Vov8 (4.28)
Vcompmax = V dd− Vov5,6 − Vt7 (4.29)
where the overdrive voltages of M2, M5, M6 and M8 are represented by Vov2 , Vov5 , Vov6
and Vov8 respectively, and the threshold voltages of M3→M7 are represented by Vt3 , Vt4 ,
Vt5 , Vt6 and Vt7 respectively.
Applying (4.28) and (4.29) to (4.8) then enable the output voltage swing (Vswingcomp)
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to be defined as:
Vswingcomp = V dd− Vov5,6 − Vt7 − Vov8 (4.30)
Although the differential amplifier contains no local feedback connection, it is
connected within the CMFB loop and so care must be taken to ensure its stablity (see
section 2.6.1). To achieve this, a compensation capacitor (denoted as Cc in Fig. 4.19)
is connected between the first and second stages and sized to achieve the required PM
(Miller compensation). In practice, a PM of 60◦ has shown to work reliably, which requires
the following value for Cc [64]:
Cc ≈ 2.2 CL (4.31)
where CL represents the loading capacitance on the output node of the amplifier. This
CL is dominated by the compensation network which, as will be seen is simply the sum of
the gates oxide capacitance’s for M9 → M12 in Fig. 4.16. As this capacitance is small,
it does not interfere with the frequency response of the CMFB loop hence eliminating the
need for additional compensation. Also, as the amplifier is driving a purely capacitive
load no output buffer is required.
Compensation network : The compensation network is simply transistors M9 → M12 in
Fig. 4.16 whose gates are directly connected to the output of the comparison network. As
a result, the comparison network will proportionally adjust the gate-source voltages (Vgs)
of M9→M12 such that their corresponding drain-source voltages (Vds) are proportionally
increased or decreased to restore Vcm back to its nominal value (Vref ). This can be seen
in Table 4.6 which summarises the behaviour of the entire CMFB control loop.
Sensing Network Comparison Network Compensation Network
Vcm > V dd/2 Vcm too high Increase Vcomp Vds and Vcm decreases
Vcm < V dd/2 Vcm too low Decrease Vcomp Vds and Vcm increases
Table 4.6: Operation table for the CMFB control
As shown in Table 4.6, if Vcm is greater than its nominal value (> Vdd/2), the difference
is sensed by the comparison network which increases Vcomp in proportion. As this
proportionally increases the Vgs of transistors M9 → M12, it results in a proportional
decrease in their Vds values hence reducing Vcm back to its nominal value. The inverse of
this then occurs for the case where Vcm is less that its nominal value (< Vdd/2).
The block diagram for the complete differential CP architecture is shown in Fig. 4.20.7
7W/L ratios and operating points pertaining to Fig. 4.20 are detailed in section 6.2.
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The only addition to the schematic of Fig. 4.20 is the simple resistor divider network
(R3 and R4) used to extract Vref from Vdd for the compensation network. Otherwise, all
the building blocks which comprise Fig. 4.20 have been fully explained in the preceding
discussions. The design procedure used for this schematic is outlined in Appendix B1.
4.4 Differential Loop Filter (LF)
The use of a differential CP requires a differential LF and so the next block of a PLL to be
converted to differential operation in this chapter will be the LF. As noted in section 2.6.4,
due to their low power consumption and noise, passive filters are more commonly found
in practice with active filters not being discussed in this thesis. As such, the second-
order passive lag-lead architecture of Fig. 2.24, shown in section 2.6.4 to provide optimal
performance, will be used as the benchmark for this section.
4.4.1 Basic Architecture
As seen in Fig. 4.5, the differential CP exhibits two outputs and so at first glance, one
would assume this to require two single-ended LFs, as shown in Fig. 4.21.
PFD-CP C1
R1
C2
C1
R1
C2
Vctrl
+
Vctrl
-
Fig. 4.21: Conventional differential LF
The architecture of Fig. 4.21 now contains two VCO control lines (Vctrl+ and Vctrl−),
whose control will be discussed in section 4.5. Whilst it enables a differential CP to
be used, this architecture exhibits two disadvantages. The first disadvantage is due to
increases in thermal noise. Thermal noise occurs due to the random motion of electrons
in an conductor which induce fluctuations in the voltage across the conductor from its
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nominal value. For a resistor (R), its one-sided power spectral density due to thermal
noise (Stn(f)) can be modelled by [29]:
Stn(f) = 4kTR (4.32)
where the product of the Boltzmann constant k (1.38 x 10−23J/K) and temperature (T )
represents thermal energy. As can be seen from (4.32), Stn(f) is independent of frequency
and directly proportional to R, hence increasing linearly with R irrespective of frequency.
As a result, the additional resistor required by the differential LF of Fig. 4.21 effectively
increases its thermal noise contributions over that of the single-ended LF in Fig. 2.24 by
a factor of two.
The second disadvantage of the differential LF is that it increases area requirements,
resulting primarily from the additional capacitors. This is particularly alarming when we
consider the large areas occupied by the capacitors of a LF, if fabricated on-chip. Silicon
dioxide is generally used as the dielectric to realise on-chip capacitors which exhibits
capacitance to area ratios of a few fFs per µm2. Given that LF capacitor values are
regularly in the pF range, the on-chip realisation of them typically consumes silicon area
in the fractions of mm2. As will be shown in section 4.4.3, this dominates the overall
silicon area requirements of an on-chip LF and is the main disadvantage with passive
LFs in general, with them often being simply too large in practice to implement on-chip.
Given that the differential LF of Fig. 4.21 doubles the capacitance requirements over its
single-ended counterpart, it effectively doubles silicon area requirements, almost certainly
mandating it to be implemented off-chip.
In general off-chip LFs are costly as they consume additional IC pins and require
additional external components. This increases printed circuit board (PCB) design
complexity leading to extended project time, resources and cost. In addition, it also
increases the number of potential failure nodes on the PCB. In spite of these disadvantages
however, off-chip LFs are often unavoidable due to area and low noise requirements. Bad
as these disadvantages are for a single-ended LF, they are increased for the differential LF
architecture of Fig. 4.21 since it requires twice as many external components.
At this point differential LFs seem a costly and unattractive option. One might at
first try to eliminate them by converting the differential CP outputs to single-ended form
for use with a conventional single-ended LF. However, as this would require a differential
to single-ended amplifier (similar to that shown in Fig. 4.19) at the CP outputs, current
flow from the CP would be restricted hence inhibiting the practical realisation of the CP
operation described in section 2.3.
Therefore, presented in the next section is a simplified differential LF architecture
which achieves reductions in silicon area requirements by approximately a factor of two.
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4.4.2 Impedance Transformation Method
The impedance transformation method, taken directly from [65], is applicable only to
passive LFs where it exploits the differential control of the VCO (explained in detail in
section 4.5). In section 4.4.1, the use of a differential CP was shown to result in two VCO
control lines (Vctrl+ and Vctrl−). As such, the frequency variation of the VCO now becomes
a function of the differential voltage across it (Vd), defined in this thesis as follows:
Vd = Vctrl+ − Vctrl− (4.33)
Therefore in terms of VCO control, it is not necessary to reference both LFs in Fig. 4.21
to ground. Re-arranging the LFs of Fig. 4.21 as in Fig. 4.22, shows the nodes A and B
to be at virtual ground thereby permitting the transformation shown in Fig. 4.23.
C1
PFD-CP
R1
C2
C1
C2
R1
AB
Vctrl
+
Vctrl
-
Fig. 4.22: Re-arranged differential LF
PFD-CP
R1
C1 / 2
R1
C2 / 2
Vctrl
+
Vctrl
-
Fig. 4.23: Transformed differential LF
As can be seen from Figs. 4.22 and 4.23, viewing the nodes A and B as a virtual
ground enables the capacitors (C1 and C2) to be combined in series, thereby permitting
them to be reduced as follows:
C1 + C1 = C1/2 (4.34)
C2 + C2 = C2/2 (4.35)
This reduction in capacitance requirements is the main advantage of the transformed
architecture, which can be seen to achieve reductions in overall capacitance requirements
by a factor of four over the conventional differential LF shown in Fig. 4.21. Given that the
capacitors dominate the overall silicon area requirements of a LF (shown in section 4.4.3),
105
CHAPTER 4. FULLY DIFFERENTIAL PLLS
this more or less leads to a reduction in LF silicon area requirements also by a factor
of four, hence making the transformed differential LF of Fig. 4.23 much more feasible
to on-chip implementation. Furthermore, this architecture also achieves reductions in
the overall capacitance requirements by a factor of two over its single-ended counterpart,
leading to reductions in silicon area requirements by roughly the same factor. As a result,
the transformed differential LF becomes more feasible to on-chip implementation even
over the single-ended LF shown in Fig. 2.24.
If on-chip implementation is still not possible however, the second advantage of this
transformation method can be utilised - it reduces the number of external capacitors
required over a conventional differential LF by two (seen through comparison of Figs. 4.22
and 4.23). As such, the PCB design effort to implement the transformed differential LF
will be similar to its single-ended counterpart with the exception of the additional resistor.
In fact, this additional resistor represents the only disadvantage with the transforma-
tion method as it does not permit a reduction in overall resistance or number of resistors
required. As the area requirements for an on-chip LF are dominated by the capacitors
(shown in section 4.4.3), this does not raise any justifiable concerns regarding feasibility
of on-chip implementation. Nevertheless, it does not alleviate any concerns over thermal
noise as discussed in section 4.4.1. This concern can be addressed by increasing Icp such
that resulting resistances required by the LF are small (see Table B.2 in Appendix B1),
hence reducing R in (4.32) and generating less thermal noise. However, as this results in
a hand in hand increase in capacitance (and overall power) requirements (see Table B.2
in Appendix B1), silicon area requirements for the LF significantly rise. As a result, a
trade-off between noise performance and area requirement is almost always encountered
in passive LF design.
4.4.3 Performance Analysis
The main advantage of employing a differential LF is that it enables a differential CP to
be used thereby realising the performance advantages of Fig. 4.2. However, to analyse
the reduced silicon area requirements achieved by the transformed differential LF of
Fig. 4.23, it was designed using UMCs 90nm CMOS process and compared with the
single-ended LF of Fig. 2.24, designed using the same process and to meet the same
specifications (PM = 50◦).
Silicon area requirements: In order to compare their resulting silicon area requirements,
it was important that both LFs employ the same physical devices. As they were intended
for on-chip implementation, both LFs employed polysilicon resistors with a resistance to
area ratio of ≈ 60Ω/µm2 and metal-insulator-metal (MIM) capacitors with a capacitance
to area ratio of 2fF/µm2. The resulting component values for both LFs and their
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corresponding silicon area requirements are summarised in Table 4.7.
LF R1 AR1 C1 AC1 C2 AC2 ALF Component
architecture (kΩ) (µm2) (pF) (mm2) (pF) (mm2) (mm2) count
Single-ended 18.28 13.38 226.83 0.12 39.2 0.02 ≈ 0.14 3
Differential 36.56 26.76 113.42 0.06 19.6 0.01 ≈ 0.07 4
Table 4.7: Single-ended and differential LF requirements
where the total LF silicon area requirements and that for components R1, C1 and C2 are
represented by ALF , AR1 , AC1 and AC2 respectively.
Firstly, Table 4.7 shows the capacitors to dominate overall area requirements of the LF
with the resistors occupying only 0.009% and 0.04% of the total area required for the single-
ended and transformed differential LFs respectively. Secondly, it shows the transformed
differential LF to achieve a reduction in overall area requirements by approximately a factor
of two over the single-ended LF. Lastly it shows that if the LFs were to be implemented
off-chip, the transformed differential LF would require one additional component over the
single-ended LF due to its doubled resistor requirements. Nevertheless, this is still two
components less than that required for a conventional differential LF (see Fig. 4.21) if
implemented off-chip.
Overall, the analysis performed in this section shows the transformed differential LF
of Fig. 4.23 to be more feasible to on-chip implementation over the single-ended LF
of Fig. 2.24, in addition to enabling a differential CP to be used. Where on-chip
implementation is still not feasible, the transformed differential LF is more attractive
to PCB implementation than the conventional differential LF architecture of Fig. 4.21,
with the end PCB design effort being similar to that required for the single-ended LF
of Fig. 2.24. Since the fully differential PLL of this thesis employs a differential CP,
a differential LF was always necessary where due to its advantages, the transformed
differential LF of Fig. 4.23 was employed in the final PLL of this thesis. The design
procedure used for this LF is outlined in Appendix B2.
4.5 Differentially Tuned VCO
Chapter 3 described the design and behaviour of a differential VCO in detail. However,
as all the VCOs described contained only one tuning line (Vctrl), they are not directly
compatible with the differential LF described in the previous section. As mentioned in
section 3.9, VCOs with single-ended tuning can be made compatible with differential
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CPs (and hence differential LFs) using a differential amplifier (similar to that shown in
Fig. 4.19). However as this requires additional components, it increases design complexity,
cost, time and resources. More importantly, it consumes additional silicon area, increases
power consumption and may even degrade the noise performance of the PLL. A much more
elegant approach is thus to convert a VCO with single-ended tuning to one with differential
tuning. Such a VCO would be directly compatible with a differential LF thereby
eliminating the need for a differential amplifier, and all the associated disadvantages.
Omitting the differential amplifier however means the rejection of common-mode noise
from the CP must now take place within the VCO itself. Therefore, it is crucial that the
differential tuning inputs of the VCO exhibit good common-mode noise rejection capability
which, as will be shown in this section, is achievable with symmetrical differential tuning
characteristics.
4.5.1 Differential Tuning Characteristics
A basic varactor configuration which realises differential tuning is shown in Fig. 4.24 [66]:
Vctrl
+
Vout
+
Vout
-
Vctrl
-
D1 D2
D3 D4
Fig. 4.24: Basic varactor configuration for differential tuning
The configuration of Fig 4.21 shows four varactors, comprising two branches connected
in an anti-parallel configuration. The first branch consists of the series connection of
varactors D1 and D2 where the second branch consists of the series connection of D3 and
D4. As the two branches are connected in parallel, their capacitances add requiring the
sizing of varactors D1→ D4 to be half that of their single-ended counterparts (assuming
differential tuning is employed). All the varactors are shown as diode varactors,8 where
Vout− and Vout+ represent the differential outputs as previously shown. The differential
tuning inputs are then represented by Vctrl+ and Vctrl− which in practice are connected to
the CP outputs CP− and CP+ respectively, as shown in Fig. 4.5.
This configuration is however impractical as it renders the diode varactors susceptible
to forward biasing unless the CP output voltage swings are severely restricted (see
section 3.4.2). In addition, it employs anode tuning which, as discussed in section 3.4.2,
8All varactor configurations shown from herein will comprise solely of diode varactors due to the various
performance advantages they exhibit over MOS varactors shown for UMCs 90nm process in section 3.4.3.
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yields inferior quality factors to cathode tuning. Therefore, similar to Figs. 3.26 and 3.27
a much more attractive and practical realisation for differential tuning is achieved with
the modification shown in Fig. 4.25:
Vctrl
-
Vout
+
Vout
-
Cs Cs
RbRb
Vdd
Cs Cs
RbRb
D2D1
D4D3
Vctrl
+
Fig. 4.25: Modified varactor configuration for differential tuning
The tuning characteristic of Fig. 4.25 can be found by plotting the C(V) charac-
terisation curves for each of the branches separately and then superimposing them onto
each other. The individual C(V) curves for each branch are shown in Figs. 4.26 and 4.27
for varactors in UMCs 90nm CMOS process, with their exact device dimensions being
of no major significance to this discussion. For the characterisations, Vdd was 1V with
(Vctrl) varying from 0.25V → 0.75V to replicate the CP output voltage swing shown in
section 4.3.2. Applying a 4.8GHz sine wave to both branches individually and plotting the
resulting capacitance for each value of Vctrl then yielded the corresponding C(V) curves.
0.25 0.5 0.75
V
ctrl+
C
Fig. 4.26: C(V) curve for D1,D2 branch
0.25 0.5 0.75
V
ctrl−
C
Fig. 4.27: C(V) curve for D3,D4 branch
The tuning characteristic for the differentially tuned varactor configuration of Fig. 4.25
can then be found by simply superimposing both curves on top of each other as shown
in Fig. 4.28.
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Fig. 4.28: Tuning characteristics for the modified differentially tuned varactor
configuration
The operation of a differentially tuned VCO can now be explained with reference to
Fig. 4.28. Given that Vctrl− and Vctrl+ are connected to CP outputs CP
− and CP+
respectively in practice, when Vctrl− increases, Vctrl+ proportionally decreases and vice
versa. As a result, the capacitances of the LC-tank are altered correspondingly to restore
the VCO (and hence PLL) back to its nominal frequency thus realising the standard
operation for a CP-PLL, as discussed in section 2.3. This operation for the entire
differential PLL is summarised in Table 4.8.
UP DN UP DN CP− Vctrl− CP+ Vctrl+ φout φfb
φref > φfb 1 0 0 1 increase decrease increase
φref < φfb 0 1 1 0 decrease increase decrease
Table 4.8: Operation table for a differential PLL
From Table 4.8 we can see that when φref > φfb, the resulting PFD outputs force CP
−
and CP+ to proportionally increase and decrease respectively resulting in proportional
respective increases and decreases to Vctrl− and Vctrl+ . From Fig. 4.28 we can see
that for Vctrl− and Vctrl+ movements in such directions, the overall capacitance of the
tank proportionally decreases which, from (3.3) produces a proportional increase in the
oscillation frequency of the VCO. This in turn proportionally increases the PLL output
frequency (φout), forcing the feedback signal (φfb) to increase such that it equals the input
reference signal (φref ), hence causing the PLL to lock. The exact opposite of this then
occurs for the situation where φref < φfb.
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4.5.2 Common-Mode Biasing
The two curves in Fig. 4.28 are seen to intersect at a particular point. This is an extremely
significant point as it represents the common-mode voltage (Vcm) for that particular
varactor configuration. This was defined in (4.3) which showed it to be determined by the
DC bias levels (VDC) of the differential signals. For differential tuning, these correspond
to the DC bias levels of each varactor branch which, for the configuration in Fig. 4.25 are
seen to be Vdd and Vss. This therefore results in the following value for Vcm:
Vcm = (V dd+ V ss)/2
= 0.5V
as in agreement with Fig. 4.28.
Probably the most important criteria for differential tuning (and one which cannot
be stressed enough) is that Vcm must be set equal to the common-mode voltage of the
differential tuning inputs (Vctrlcm). Given that the tuning inputs are connected to the CP
outputs in practice, Vctrlcm is set by the limits of the CP output voltage swing and so
can be defined from (4.3) by replacing VDC1 and VDC2 with Vcpmax and Vcpmin (shown in
Fig. 4.12). If Vcm 6= Vctrlcm , asymmetrical tuning results which reduces the tuning range
of the VCO and, in extreme cases, even result in frequency deadzones for the end PLL.
This can be best explained with the following example.
Example: Suppose a CP with output signal swings ranging from 0.3V → 0.6V was
applied to the varactor configuration of Fig. 4.25. Therefore from the previous discussions,
Vctrlcm = ((0.3V + 0.6V )/2) = 0.45V and Vcm = 0.5V . As a result Vcm 6= Vctrlcm , hence
giving rise to the tuning characteristic shown in Fig. 4.29.
0.3 0.5 0.6 
V
ctrl+,  Vctrl− 
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V
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V
ctrl−
Fig. 4.29: Asymmetrical tuning
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Fig. 4.30: Example values
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Although the two curves in Fig. 4.29 intersect at 0.5V (Vcm = 0.5V ), they are clearly
seen to be asymmetrical over the CP voltage swing. How this reduces the tuning range can
be seen by analysing the situation where Vctrl+ = 0.6V and Vctrl− = 0.3V . Such biasing
is applied in Fig. 4.30 which show it to result in Vca values across D1 and D2 of 0.4V
each, with those across D3 and D4 being 0.3V each. As a result, D1 and D2 become more
reverse biased than D3 and D4 hence exhibiting lower capacitances (see section 3.4.2).
This can be seen with reference to Fig. 4.29 where the resulting capacitances of the top and
bottom branches for the applied biasing were 63.9fF and 64.5fF respectively. Again from
looking at Fig. 4.29, such biasing can be seen to move Vctrl− closer to its flatter region
(see Fig. 3.23) with Vctrl+ remaining well within its dynamic region. As a result, the
tuning capability of Vctrl− is less than that of Vctrl+ thereby reducing the overall dynamic
tuning range of the varactor configuration and leading to a reduced tuning range for the
VCO. In extreme cases (i.e. when Vcm is much different from Vctrlcm), the CP output
voltage swing may occur over a flat region of one of the curves causing it to contribute
negligible capacitance and hence frequency variation to the overall tuning characteristic.
As a result, it may not be possible for the CP output voltage swing to enable the VCO
realise its specified frequency range, thereby leading to frequency deadzones.
In addition to the above, asymmetrical tuning degrades the VCOs capability to reduce
the effects of common-mode noise (generated from the CP as shown in section 4.3.2) on
the tuning lines. As such noise (∆vcm) occurs equally on both tuning lines, it perturbs
their voltages as follows:
Vctrl+ → Vctrl+ + |∆vcm| (4.36)
Vctrl− → Vctrl− + |∆vcm| (4.37)
Suppose positive excursions of ∆vcm occur. From (4.36) and (4.37) these can be seen to
perturb Vctrl+ and Vctrl− such that (from Fig. 4.28) capacitive variations of +∆C
+ and
−∆C− are respectively produced. For such excursions, common-mode noise on the tuning
inputs would only be completely rejected if:
|+ ∆C+| = | −∆C−| (4.38)
In practice, (4.38) reduces to the requirement that the slopes of the sections traversed on
each C(V) curve be identical. Since a varactor’s C(V) curve is non-linear, its slope will
vary across the CP output voltage swing. Therefore assuming the varactor devices are
physically symmetrical (discussed in section 4.5.3), the slopes of the two traversed sections
will only be identical (or close to that) if the same sections on each curve have been
traversed. As this only occurs for symmetrical tuning, its common-mode noise rejection
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capability (for noise on the tuning inputs) is therefore superior to that of asymmetrical
tuning. This is verified in Fig. 4.31 which examines the common-mode noise rejection
capability of the tuning inputs as Vcm deviates from Vctrlcm .
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Fig. 4.31: Reduction in CMRR as Vcm deviates from Vctrlcm
For the plot of Fig. 4.31, a VCO was built using the varactor configuration for
differential tuning shown in Fig. 4.35, and the common-mode noise rejection capability of
its tuning inputs quantified using the common-mode rejection ratio (CMRR) detailed
in [67]. Maximum and minimum values for Vctrl+ and Vctrl− were 0.75V and 0.25V
respectively to set Vctrlcm (and hence the nominal value for Vcm) equal to 0.5V. The
DC bias levels for each varactor branch were then varied such that the resulting Vcm
values varied between 0.3V and 0.7V to give a variation either side of its nominal value
of ± 0.2V (i.e. ±40%). Calculating the CMRR for each value of Vcm thus yielded the
resulting plot. Analysis of it clearly shows the maximum CMRR to be achieved only
when Vcm = Vctrlcm becoming increasingly degraded as the difference between Vcm and
Vctrlcm grows. In other words, common-mode noise rejection capability of the tuning
inputs is maximal for symmetrical tuning becoming increasingly less efficient as the tuning
characteristic becomes more and more asymmetrical.
At this stage it should be clear that to maximise the dynamic tuning range and optimise
common-mode noise rejection capability of a differentially tuned varactor configuration,
the following must be strictly adhered to:
Vcm = Vctrlcm (4.39)
Up to this point however, the physical symmetry of the varactor devices and the effects
of noise on the Vdd and Vss lines have been ignored. In the following section these will be
discussed and shown to greatly differentiate the performance of one varactor configuration
for differential tuning over another.
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4.5.3 Differentially Tuned Varactor Configurations
The four main configurations for differentially tuned varactors reported in literature are
shown in Figs. 4.32 → 4.35.
Vctrl
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Vout
+
Vout
-
Vctrl
-
Cs Cs
D2D1
D4D3
Fig. 4.32: Basic configuration
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D4D3
Fig. 4.33: Modified basic configuration
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Fig. 4.34: Symmetrical tuning
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Fig. 4.35: Modified symmetrical tuning
The most basic configuration for differentially tuned varactors is shown in Fig. 4.32 [66]
(originally shown in Fig. 4.24). Simple as it may be, this configuration exhibits many
disadvantages which prohibit its use in practice. The first is that Vcm is set by the DC bias
level (VDC) of the VCO. Therefore, as per (4.39) it is crucial to set VDC equal to Vctrlcm
with [68] reporting an elegant method for achieving this. However, as VDC is directly
connected to Vdd and Vss, it is susceptible to noise on these lines, in addition to flicker
noise from the bias source/sink [35]. This is a major disadvantage since, as VDC = Vcm
any perturbations on VDC will deviate Vcm from its nominal value hence resulting in
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asymmetrical tuning and its associated disadvantages (shown in section 4.5.2). Another
disadvantage with this configuration is its strong dependence on varactor device symmetry.
This is because it employs both anode and cathode tuning resulting in the VCO output
signal entering and leaving opposite varactor terminals in each branch. Therefore, only if
the varactors exhibit identical C(V) characteristics across symmetry (i.e. C(V) behaviour
is independent on input and output terminals) will the resulting C(V) curves be the
same for both branches. If this is the case, and provided Vcm = Vctrlcm , total rejection
of common-mode noise on the Vctrl line will be achieved. In practice however, varactor
device symmetry is extremely process dependant and thus never perfect thereby further
reducing the common-noise rejection capability of this configuration. These disadvantages,
coupled with those discussed in section 3.4.2 for such diode varactor connections, make
the configuration of Fig. 4.24 highly unattractive for differential tuning.
An improvement to the simple configuration of Fig. 4.32 is shown in Fig. 4.33 [35], [69],
which employs a biasing scheme (identical to that discussed in section 3.4.2) to prevent
the varactors from forward biasing without restricting the signal swings of their tuning
inputs. The DC bias levels for the varactor branches are set by Vdd and Vss and not
by the VCOs output bias level (VDC). This means that Vcm can no longer be affected by
flicker noise from the source/sink but is nonetheless still susceptible to noise on the Vdd
and Vss lines. In addition, the use of both anode and cathode tuning in this configuration
still maintains the strong dependence on varactor device symmetry.
The dependence on varactor device symmetry is addressed by the configuration of
Fig. 4.34 (originally shown in Fig. 4.25) which biases the varactors such that their overall
tuning characteristic no longer relies on the physical symmetry of the devices. In addition,
since the same biasing scheme as Fig. 4.33 is employed, this configuration prevents Vcm
being affected by flicker noise from the bias/source. However, it is still susceptible to noise
on the Vdd and Vss lines.
The susceptibility of Vcm to Vdd and Vss is partially addressed with the configuration of
Fig. 4.35 [70].9 This configuration sets the DC bias levels for both varactor branches using
one biasing voltage (Vb), which from (4.3) equals Vcm. As such, Vcm is no longer directly
dependant on Vdd and Vss and hence to an extent, independent on noise from these lines.
Nevertheless, Vcm is now completely dependent on Vb and so any noise occurring on it will
result in asymmetrical tuning. If however we assume Vb to be generated using a voltage
regulator which is robustly designed, it would almost certainly exhibit less perturbations
due to noise on the Vdd and Vss lines than the Vdd and Vss lines themselves. Therefore,
under the assumption of a robustly designed voltage regulator, Vb would prove a more
attractive biasing potential, albeit at the cost of additional circuitry and its associated
9Note the biasing points of Fig. 4.35 appear opposite to that of Fig. 4.34. This is to maintain
consistency with [70] and results in no change to performance or net behaviour of the VCO.
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disadvantages.
For the configuration of Fig. 4.35, it is crucial to set Vb so as to prevent the varactors
from becoming forward biased over the CP output voltage swing. This is achieved by
restricting Vb to within the following range:
(Vctrlmax − VFB) ≤ Vb ≤ (Vctrlmin + VFB) (4.40)
where VFB represents the voltage at which the varactors become forward biased (seen to
be ≈ 0.5 in Fig. 3.21). Given that the differential tuning inputs are connected to the
CP outputs in practice, Vctrlmax and Vctrlmin correspond to Vcpmax and Vcpmin respectively
in (4.12).
To put some numbers behind the above discussions, three separate VCOs were
designed, each employing one of the configurations from Figs. 4.33 → 4.35.10 All
three VCOs were designed using UMCs 90nm CMOS process for operation in the same
frequency range (around 4.8GHz) and to achieve the same tuning range. The common-
mode rejection capability of their tuning inputs was then quantified using the common-
mode rejection ratio (CMRR) detailed in [67] and applied in Fig. 4.31. To examine
the effect of asymmetries introduced by noise on the Vdd and Vss lines in the tuning
characteristics for Figs. 4.33 and 4.34, a DC voltage source of 10mV (i.e. 0.001% of Vdd)
was placed in series with each line separately and the CMRRs for each case computed. To
examine asymmetries introduced by noise on the Vb line in Fig. 4.35, DC voltage sources
of 10mV and 1mV were placed separately in series with it. The value of 1mV was used
as it assumes a voltage regulator capable of noise rejection from the Vdd and Vss lines of
20dB is responsible for generating Vb. The value of 10mV was then used to account for a
poorly designed voltage regulator, and to allow for a direct comparison with the previous
configurations. In addition to all this, the CMRRs of each VCO without the additional
voltage sources were also computed. The results are summarised in Table 4.9.
Firstly, Table 4.9 shows the CMRRs of all the architectures to degrade as a result of
perturbations on the Vdd, Vss and Vb lines, in agreement with the previous discussions.
Secondly, it shows an improvement in CMRRs for the configuration of Fig. 4.34 over that
of Fig. 4.33 by ≈ 3dB. As per the previous discussions, this improvement is attributed to
the configuration of Fig. 4.34 being independent on varactor device symmetry. Thirdly,
Table 4.9 shows the configuration of Fig. 4.35 to achieve a superior CMRR over that for
Fig. 4.34 by ≈ 10dB. This is quite surprising since there only exists a small difference in
biasing conditions between the two configurations/VCOs, implying that some unaccounted
for effect has most likely occurred. Nevertheless, since the CMRR of Fig. 4.35 far
outperforms that of the other two, it was employed in the final VCO of this thesis.
10The configuration of Fig. 4.32 was not employed due to its many impracticalities.
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Architecture CMRR (dB) Conditions
VCO employing 8.88
varactor configuration 8.78 10mV DC source in series with Vdd
of Fig. 4.33 8.76 10mV DC source in series with Vss
VCO employing 11.95
varactor configuration 11.4 10mV DC source in series with Vdd
of Fig. 4.34 11.77 10mV DC source in series with Vss
VCO employing 22.5
varactor configuration 22.4 10mV DC source in series with Vb
of Fig. 4.35 22.49 1mV DC source in series with Vb
Table 4.9: CMRRs for differentially tuned varactor configurations
Finally it should be noted that the varactor configurations in Figs. 4.32 → 4.35 can
also be implemented using AMOS varactors (see section 3.4.1). The AMOS equivalent
configurations of Figs. 4.32 and 4.35 are reported in [71] and [72] respectively, with [67]
reporting good symmetrical differential tuning characteristics for AMOS varactors fabri-
cated using SOI technology. However, for UMCs 90nm CMOS process used to simulate
the final PLL of this thesis, such symmetry for AMOS varactors was not observed. This
is illustrated in Figs. 4.36 and 4.37 which show sample tuning characteristics for the
AMOS equivalent configurations of Figs. 4.32 and 4.35 respectively. These clearly show
the differential tuning characteristics to be asymmetrical resulting in poor common-mode
noise reduction of the tuning inputs and reduced tuning ranges for the VCO. This, coupled
with their other inferiority’s over diode varactors seen for UMCs 90nm CMOS process in
section 3.4.3, rendered AMOS varactors unsuitable for the intended application needs of
the final VCO in this thesis.
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Fig. 4.36: Basic AMOS configuration
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Fig. 4.37: Modified gate tuning
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4.5.4 Performance Analysis
Differentially tuned VCOs exhibit various advantages over their single-ended tuned
counterparts when used in either single-ended or differential PLLs. These, together with
their disadvantages, are analysed below.
Ellination of differential amplifier : As already discussed, the use of a differentially tuned
VCO in a differential PLL eliminates the need for a differential amplifier. This is in
fact the main advantage with using a differentially tuned VCO in a differential PLL. To
gain some perspective on the savings achieved, Fig. 4.38 shows the block diagram of the
differential to single-ended conversion circuitry used in Analog Devices ADF4193 frequency
synthesizer IC [21], to convert the differential LF outputs to single-ended control. This
clearly shows differential to single-ended conversion to not be a straight forward task,
requiring a significant amount of additional circuitry. With this comes an increase in
design complexity, cost, time and resources which require additional silicon area, increase
overall power consumption and may even degrade the noise performance of the PLL. As
migrating to a differentially tuned VCO completely eliminates the need for such circuitry,
it will avoid all these disadvantages thereby making it a much more preferable solution.
-
+
-
+
-
+
-
+
CP
+
CP
-
Vctrl
Fig. 4.38: Differential to single ended block diagram
Common-mode noise: A VCO with single-ended tuning in a single-ended PLL has no
capability to reduce the effects of common-mode noise on its tuning input (Vctrl). Therefore
by definition, such a VCO has a CMRR = 0dB hence making it highly susceptible to
common-moe noise from the CP (see section 4.3.2). In section 4.5.3, differentially tuned
VCOs were seen in simulation to achieve a CMRR = 22.5dB thereby making them much
more capable of reducing such common-mode noise effects. This figure for CMRR is
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compared with those reported in previous works on differential tuning, in Table 4.10.
Reference [67] [70] [72]
This
Work
CMRR(dB) 20 29.4 30.2 22.5
Varactor
AMOS Diode AMOS Diode
Device
Technology
0.13µm 0.5µm 0.18µm 90nm
SOI CMOS SiGe BiCMOS RFCMOS CMOS
Table 4.10: CMRR comparison against previous publications
From Table 4.10, the CMRR we achieved appears to be on the lower side of what has
been reported. It is almost 3dB above the CMRR reported in [67] but still inferior to
those reported in [70] and [72]. Since the differential tuning configuration we employed
was taken from [70], our inferior CMRR to it is thought to be process related attributed
to the standard CMOS process used by us and the SiGe BiCMOS process used in [70].
The highest reported CMRR was in [72] which is surprising since it employed an AMOS
varactor configuration whose tuning characteristic for UMCs 90nm CMOS process was
shown in Fig 4.38 to be very asymmetrical. This proves that such asymmetry is not
consistent over all processes, where it appears from [72] that very good symmetry can be
achieved using AMOS varactors in an RFCMOS process.
As good as the CMRR reported in [72] is, it (and all the others) is still much less
than that obtainable with a differential amplifier. This represents a significant issue with
differentially tuned VCOs over their single-ended tuned counterparts. This is because
for VCOs employing single-ended tuing, reduction of common-mode noise from the CP
will take place within the differential amplifier and not the VCO tank as is the case
for VCOs employing differential tuning. Since typical CMRRs for differential amplifiers
are ≈ 80dB [73],[74], they therefore offer far superior common-mode noise reduction than
differentially tuned VCOs. The reason for this huge difference in CMRRs could be due
to the fact that differential amplifier design is more mature than that for differentially
tuned VCOs. If so, it is hoped that further research (see section 7.2) will enable
the CMRRs of differentially tuned VCOs to be comparable with those for differential
amplifiers. Nevertheless, at this point in time from the perspective of common-mode noise
reduction, the use of a differential amplifier with single-ended tuning is more attractive
than differentially tuned VCOs, albeit at the cost of additional circuitry and all the
associated disadvantages previously discussed.
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Phase noise: Although not a direct result of employing a differentially tuned VCO, it
is at this point instructive to illustrate the reduction in VCO phase noise due to the larger
output voltage swing of a differential CP. As per (4.10), differential operation enables
the CP double its output voltage swings over that of a single-ended CP. As discussed in
section 4.2.2, this halves the KV CO requirements of the VCO to achieve a specified tuning
range, thereby reducing VCO phase noise. To verify this, two VCOs were designed and
simulated using UMCs 90nm CMOS process to meet identical tuning ranges. One of the
VCOs employed single-ended tuning with the other employing differential tuning. As a
result, the average KV CO for the differentially tuned VCO was ≈ 50MHz/V with that
for the VCO employing singled ended tuning being ≈ 100MHz/V. The phase noise (PN)
performance of both VCOs was simulated with the results shown in Fig. 4.39. This clearly
shows a reduction in VCO phase noise due to differential tuning. Measurements taken at
100kHz offset from the carrier frequency show a phase noise reduction of 3dB, attributed
to a reduction in noise transfer from the tuning inputs and improvements in the LC-tanks
quality factor (Qtank). Measurements taken at 10kHz offset from the carrier frequency
then show this phase noise improvement to reduce slightly to 2dB, implying the reduction
of flicker noise effects to be less than for noise on the tuning inputs.
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Fig. 4.39: Simulated phase noise improvement due to differential operation
Overall, the analysis performed in this section showed the various advantages of
differentially tuned VCOs. In comparison to VCOs with single-ended tuning in a single-
ended PLL, differentially tuned VCOs offer reduction of common-mode noise effects from
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the CP, with the enlarged output voltage swing of the differential CP enabling significant
reductions in VCO phase noise. In comparison to VCOs with single-ended tuning in a
differential PLL, differentially tuned VCOs eliminate the need for a differential amplifier
and all its associated disadvantages, albeit at the cost of reduced common-mode noise
reduction. Nevertheless, due to the significance of eliminating the differential amplifier, it
was decided to employ a differentially tuned VCO in the final PLL of this thesis, whose
core schematic is shown in Fig. 4.40.11
Vdd
IVCO
Vout
+
Vout
-
Vctrl
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Vctrl
-
 
Vb
M1 M2
M3 M4
Fig. 4.40: Schematic of the differential VCO used in the final PLL of this thesis
The schematic of Fig. 4.40 shows the VCO to be based on the PVT robust hybrid
topology of Fig. 3.37, with the additional capacitor included to somewhat suppress flicker
noise effects (see section 3.8). It should be noted that for this VCO architecture, a
differential inductor was used with its centre tap connected to the drain of M2. This is
because if symmetrical single-ended inductors are used in the applied architecture, two are
11W/L ratios, operating points and component dimensions pertaining to Fig. 4.40 are detailed in section
6.4.
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required to be connected in series, with the drain of M2 connected between them. This is
to ensure symmetrical differential outputs such that capacitance and inductance values will
remain consistent with their characterised values, in addition to reducing non-linearities
in the varactor C(V) curve. The first problem with such a series configuration is that it
consumes more silicon area for a given inductance [75], with simulations using UMCs 90nm
CMOS process showing it to consume ≈ 30% more silicon area than a differential inductor
for the same inductance. The second problem with such a series configuration is that
it exhibits inferior quality factors (QL) to a differential inductor for a given inductance
[76], [77], with simulations using UMCs 90nm CMOS process showing it to exhibit quality
factors ≈ 25% less than a differential inductor for the same inductance. Therefore, due to
its ability to reduce silicon area requirements and improve quality factors when used in the
architecture of Fig. 4.40, a differential inductor was employed.12 The design procedure
used for the schematic of Fig. 4.40 is then outlined in Appendix B3.
4.6 Summary and Achievements of this Chapter
This chapter was written with three goals in mind. The first was to introduce differential
operation in a general sense and demonstrate its general performance advantages, namely
reduction of common-mode noise and doubled output voltage swing. This was achieved
in sections 4.1 and 4.2.
The next goal of this chapter was, as stated in section 4.2.3, to completely justify
the conversion of a conventional PLL to fully differential operation. Section 4.3 showed
how to convert a single-ended CP to differential operation, through which it illustrated
a differential CP to exhibit the following performance advantages over its single-ended
counterpart:
• Reduction in common-mode noise effects by almost 200dB.
• Reduction in mismatch current by three orders of magnitude.
• Doubled output voltage swing.
These advantages thus justify the conversion of a single-ended CP to differential operation
as it is more attractive to low noise PLL operation, wideband VCO/PLL operation and
low technology nodes with reduced voltage supplies.
The use of a differential CP then necessitates the use of a differential LF with section 4.4
showing how to convert a single-ended LF to differential operation. Through this, the
12Differential inductors are not necessarily optimal for all VCO architectures. For example, the doubled
cross-coupled topology of Fig. 3.36 permits the symmetrical single-ended inductors to be combined into
a bulk inductance with simulations showing comparable quality factors and reduced area requirements to
differential inductors.
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resulting differential LF was shown to realise the following advantage over its single-ended
counterpart:
• Reduction in silicon area requirements by approximately a factor of two.
This advantage makes the differential LF more feasible to on-chip implementation with
its off-chip implementation requiring roughly the same PCB effort as a single-ended LF.
Section 4.5 showed how to convert a VCO with single-ended tuning to one with
differential tuning. Although this is not necessitated by the use of a differential LF,
section 4.5 showed a differentially tuned VCO to realise the following performance
advantages over its single-ended counterpart:
• No differential amplifier required between the differential LF and VCO.
• CMRR of 22.5dB with up to 30dB being reported in literature.
These advantages justify the conversion of a VCO with single-ended tuning to one with
differential tuning as it offers potentially lower noise operation whilst reducing design
complexity, cost, time, resources, silicon area and power consumption.
The third goal of this chapter followed on from the second in that it further justifies
the use of a fully differential PLL, but by showing how such a PLL can effectively address
some of the issues with PLLs outlined in chapters 2 and 3. Section 2.3.1 stated static
phase offset to be a major issue in PLLs. This was addressed by the capability of a
differential CP to significantly reduce CP mismatch current and practically eliminate the
effect of unequal pulse arrival times, thereby significantly lowering static phase offset.
Section 2.8.3 stated achieving low noise PLL operation without relying on additional power
or increasing loop bandwidth to be a major issue. This was addressed by the capability of a
fully differential PLL to significantly reduce static phase offset, common-mode noise effects,
VCO phase noise and eliminate any noise due to a differential amplifier on the VCO tuning
inputs. Furthermore, this was achieved without increasing loop bandwidth or significantly
increasing power consumption. Section 3.9 stated the simultaneous requirements for low
VCO phase noise and large tuning ranges to be a major issue. This was addressed by
the differential CP whose doubled output voltage swing halved KV CO requirements for
a specified tuning range, thereby achieving reductions in flicker noise effects and a 3dB
reduction in noise from the tuning inputs. A further improvement on this issue is achieved
with the architecture introduced in chapter 5. Section 3.9 also stated the requirement of
a differential amplifier between a differential LF and VCO with single-ended tuning to be
an issue. This was addressed by the differentially tuned VCO which completely eliminates
the need for such a differential amplifier. The remaining issues outlined in chapters 2
and 3 not addressed in this chapter, will thus be addressed in chapter 5.
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Overall this chapter can be best summed up with the question: ”Why should I use a
fully differential PLL?” The answer to this is summarised in Fig. 4.41.
Lower noise 
performance
Reduced silicon 
area consumption
Reduced static 
phase offset
Reduced common-
mode noise effects
Reduced VCO 
phase noise
Why should I use a 
fully differential 
PLL?
Eliminates 
differential amplifier
Reduced LF area
Other
More suited to 
lower technology 
nodes
More suited to 
wideband VCOs/PLLs
No significant 
additional PCB 
effort required
Achieved without increasing
loop bandwidth or significantly
increasing power consumption
Fig. 4.41: Justification for a fully differential PLL
It should however be noted that fully differential PLLs come with some disadvantages.
With reference to the differential CP these are more complex circuitry and the need for
common-mode feedback circuitry. With reference to the differential LF these are increases
in thermal noise by a factor of two. Finally with reference to the differentially tuned VCO,
the disadvantage is inferior CMRR’s over their differential amplifier alternatives.
To complete this chapter, the block diagram for a fully differential PLL (which the final
PLL of this thesis was based on) is shown in Fig. 4.42.13 This gives a block level view of the
differential CP and differentially tuned VCO (underlying schematics are referenced inside
the blocks) whilst presenting a component level view of the transformed differential LF.
The PFD and feedback divider (/N) are then maintained at block level with no underlying
schematics referenced, since these were synthesised using VHDL in the final design. The
only additional block included is a buffer placed at the VCO outputs, required to make it
independent on loading conditions, in addition to enabling the PLL output signal be used
elsewhere on the IC or off-chip.
13W/L ratios, operating points, component dimensions and all other relevant design data pertaining to
Fig. 4.42 are detailed in chapter 6.
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CHAPTER 5
Managing Loop Bandwidth Variation
The concept of loop bandwidth (K) was introduced in section 2.7 as the most important
design parameter of a PLL. Variation of K from its nominal value (∆K) was then shown
in section 2.7.4 to be a major design concern giving rise to the many issues detailed in
section 2.7.4. As such, the reduction of ∆K is important in PLL design. This chapter
describes its various sources and how each can be individually reduced to result in an
overall reduction of ∆K. In particular, it focuses on one source whose reduction is not a
straight forward task, thus requiring unconventional novel approaches to address it.
For reasons discussed in section 2.6.4, the final PLL of this thesis employs a second-
order passive lag-lead LF thereby rendering it a third-order type 2 PLL. As such,
all discussions pertaining to ∆K reduction will herein be with reference to this PLL
architecture.
5.1 Sources of Loop Bandwidth Variation
The loop bandwidth of a third-order type two PLL was approximated in (2.44), under the
assumption that the ratio of the LF capacitance’s (C2/C1) was sufficiently large. Using
this approximation (and assumption), ∆K can be defined as follows:
∆K =
∆Icp∆KV CO∆R1
2pi∆N
(5.1)
From (5.1), the following contributors to ∆K can be identified.
Variation of feedback divider ratio (∆N): To enable multiple output frequencies from the
PLL, N must vary thereby resulting in ∆N . For a frequency synthesizer (see chapter 1),
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∆N is determined by the number of channels required by the applied wireless standard.
Since a large number of channels are typically employed (for example: WCDMA standard
employs 196 channels), ∆N is typically large thereby significantly contributing to ∆K.
Variation of LF resistor (∆R1): Resistances always vary from their nominal values in
practice with the resulting variations being largely dependant on the type of resistor used.
For off-chip LFs, R1 is realised as a surface mount device (SMD) placed on the printed
circuit board (PCB). SMD resistors are typically realised by placing a layer of metal oxide
resistance onto a ceramic substrate whose resistance value is controlled by increasing the
desired thickness, length or type of deposited film being used. This process is highly
accurate in manufacturing thereby enabling resistance variations as low as 0.05% [78] to
be realised. As such, for off-chip LFs, ∆R1 does not significantly contribute to ∆K. The
situation is however much different for on-chip LFs whose resistances are realised either in
an n-well or with polysilicon. Although polysilicon resistors are more commonly employed
due to their lower temperature and voltage co-efficients, they still exhibit large resistance
variations over process, voltage and temperature (PVT) variation and so significantly
contribute to ∆K (by up tp 35%, see section 6.3.1).
Variation of charge-pump current (∆Icp): In (4.16), Icp was shown to be derived from
the bandgap voltage (Vbg) as a ”bandgap over R” current. Therefore, any variations in
the current defining resistor (RIcp) gives corresponding variations in Icp. For off-chip
resistors, such variation (∆Icp) is small (see above). However, for on-chip resistors, ∆Icp
is significantly larger (see above) leading to correspondingly significant variations in K.
Section 4.3.2 also showed Icp to vary over the CP output voltage swing (∆icp,Vcp ) as a
result of channel length modulation effects. As Table 4.3 showed ∆icp,Vcp values up to 4%
occurring in practice, such variation therefore also significantly contributes to ∆K.
Variation of VCO gain (∆KV CO): Section 3.4.3 showed KV CO to arise due to varactor
non-linearity. This is termed in-band KV CO variation (∆KV COinb) which simulations have
shown can vary by as much as 50% over the CP output voltage swing. In section 5.2.3 a
second type of KV CO variation will be discussed which also significantly contributes to its
overall variation (KV CO). As such, ∆KV CO is a major contributor to ∆K.
The above discussions alone show the extent of ∆K to be very extreme. Fortunately,
various techniques can be used to effectively eliminate most of its sources. Firstly, ∆K due
to ∆N can be effectively eliminated by making Icp a function of N such that the resulting
Icp(N) varies in proportion to N . This is achieved in practice by digitally adjusting Icp
such that when N increases by a factor of x, Icp decreases by the same factor (and vice
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versa) thereby resulting in no net change to ∆K from ∆N .
Secondly, ∆K due to ∆R1 and ∆Icp can be simultaneously effectively eliminated by
observing the following from (5.1).
∆K ∝ ∆Icp and ∆K ∝ ∆R1 (5.2)
Inserting (4.16) into the first proportionality thus yields:
∆K ∝ 1
∆RIcp
and ∆K ∝ ∆R1 (5.3)
In other words, if the resistance variation in the LF resistor (R1) is the same as that for
the Icp current defining resistor (RIcp), their resistance variations will give no net change
to ∆K. In practice this reduces to making both resistors of the same type. For example, if
the LF is implemented off-chip, RIcp must be realised using the same SMD resistor type as
R1. This can be seen in Analog Devices ADF4351 frequency synthesizer IC [22] employing
an off-chip LF where, to reduce ∆K, a separate pin (pin 23 - ”RSET ”) is connected to an
external resistor to accurately define Icp. As such, off-chip LFs typically require one extra
pin in addition to those required for the LF input and outputs. For the case of on-chip
LFs, R1 and RIcp must be realised using the same material (typically polysilicon) and be
laid out very close to each other such that their mismatches are localised (i.e. affect both
resistors equally).
Thirdly, ∆K due to ∆icp,Vcp can be decreased by increasing the output conductance’s
of the matching critical transistors within the CP as discussed in section 4.3.2.
Therefore, applying the above techniques eliminate many sources of ∆K, thereby
simplifying the problem to an issue of ∆KV CO. The issue of in-band KV CO variation
(∆KV COinb) was somewhat addressed by choosing diode varactors over AMOS varactors
due to their higher linearity seen in section 3.4.3 for UMCs 90nm CMOS process. However,
the issue still remains prevalent with a second source of ∆KV CO occurring for sub-banded
VCOs being potentially more prevalent. Before this source of KV CO variation can be
discussed however, the concept of VCO sub-banding must first be introduced.
5.2 VCO Sub-banding
As stated in section 3.9, modern day VCOs must exhibit large tuning ranges to
account for PVT variation and to enable multi-band (or standard) operation in wireless
communication system. This, coupled with the reduced supply voltages that accompany
modern low technology nodes, imply a high KV CO is necessary. However, as shown in
sections 4.2.2 and 4.5.4, phase noise increases with KV CO thereby making the simultaneous
realisation of large tuning ranges and low phase noise performance, extremely challenging.
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This issue was partially addressed in chapter 4 with differential tuning which, as shown
in section 4.5.4 halves KV CO requirements for a specified tuning range thereby leading to
the phase noise improvements seen in Fig. 4.39. This issue can then be further addressed
with sub-banding [79].
The concept of sub-banding is simply to divide the specified tuning range into n discrete
sub-bands such that it can be realised with much smaller KV CO values, as illustrated
in Fig. 5.1.
Vctrl
fVCO
Vcpmin
fmax
Vctrl
Large KVCO
Small
KVCO
fmin
fVCO
fmax
fmin
Vcpmax VcpmaxVcpmin
Fig. 5.1: Concept of sub-banding
As shown in Fig. 5.1, sub-banding greatly reduces the KV CO requirements for a
specified tuning range thereby enabling large tuning ranges to be realised with improved
phase noise performance (see section 4.2.2) over the case without sub-banding.
5.2.1 Principles of VCO Sub-banding
Dividing the tuning range into n sub-bands is conventionally achieved using a switched
capacitor array (SCA) which consists of n−1 equi-valued (or binary weighted) switchable
capacitors. The switching in(out) of one capacitor adds to (subtracts from) the total tank
capacitance, forcing VCO operation to move down(up) one sub-band respectively. The
switches themselves are digitally controlled thereby requiring digital calibration methods,
discussed in section 6.4.3.
Each switchable capacitor comprises a branch, and so the division of a tuning range
into n sub-bands requires n − 1 such branches. This is illustrated in Fig. 5.2 which
shows the implementation of a basic SCA in a VCO based on the hybrid VCO topology of
Fig. 3.37. From this illustration we can see each branch to be selectable via a thermometer
encoded digital word, n − 1 bits long in practice. For example, if it is desired to divide
a tuning range into 4 sub-bands, a 3 branch SCA is required which is controlled by a 3
bit digital word. The first branch is thus selectable by the word ”001”, the second by the
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word ”011” and the third by the word ”111”, with all branches being switched out by the
word ”000” thereby enabling operation in the highest frequency band.
Vdd
IVCO
Vout
+
Vout
-
Vctrl
+
 Vctrl
-
 Vb
LC-Tank
0 ….. 1
0 ….. 11
1 ….. 11
SCA
Fig. 5.2: Implementation of a basic SCA in a VCO
The choice of how many sub-bands to use is largely dictated by phase noise (although
specified power consumption does also play a role) and hence by the desired value for
KV CO. Ignoring KV CO variation, the KV CO required to cover a specified frequency range
can be expressed as follows (see Appendix A.13):
KV CO =
∆F
nVswingcp
(1 +OV ) (5.4)
In (5.4), the factor ∆F represents the total frequency range of the VCO (defined as
fmax − fmin) where OV represents the percentage overlap between sub-bands. This is
required to ensure the entire frequency spectrum of ∆F is covered over PVT variation
where, for VCOs designed using UMCs 90nm CMOS process, percentage overlaps
of ≥ 30% (i.e. OV ≥ 0.3) were found to be sufficient.
Equation (5.4) shows KV CO to be inversely proportional to n and so decreases by
increasing the number of branches in the SCA. This alone would suggest including as
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many branches in the SCA as possible to make KV CO (and hence phase noise) as low
as possible. In practice however this can result in diminishing returns regarding phase
noise improvement in addition to increasing overall power consumption. Why this is so
can be seen by examining the parallel resistance of the branches Rpbr .
1 Given that these
are placed parallel to each other in the SCA, the resulting parallel resistance of the SCA
(RpSCA) is quantified as follows:
RpSCA =
Rpbr
n
(5.5)
Typically in practice Rpbr varies from branch to branch, in which case the worst case (i.e.
lowest) value for it should be used in calculations. As the SCA is in parallel to the tank,
its parallel resistance reduces that of the VCO (Rp) by the following factor (XSCA) (see
Appendix A.14):
XSCA =
RpSCA
RpSCA +RpTank
(5.6)
where RpTank represents the specific parallel resistance of the tank.
Firstly, re-calling (3.20) this will increase the gm requirements to sustain oscillation
and hence overall power consumption by a factor of XSCA. Inserting (5.5) into (5.6)
reveals XSCA ∝ n and so increases with n (i.e. as the number of branches increases). This
therefore leads to increases in overall power consumption for growing n.
Secondly, reworking (3.11), Qtank at resonance can be approximated as:
Qtank ≈
√
Rp
Rs
(5.7)
Therefore, Qtank will be reduced (or loaded down) by
√
KSCA which, recalling (3.27)
increases VCO phase noise by 10 · log(KSCA) dB. As before, this effect increases with
growing n i.e. as the number of branches in the SCA increases.
In addition to this, each branch has a parasitic capacitance (Cparbr) associated with
it (ignored by (5.4)) which reduces the tuning range by a factor of 1/∆Cp (see Appendix
A.15). The factor ∆Cp is defined as:
∆Cp =
CV CO + (n · Cparbr)
CV CO
(5.8)
where the overall capacitance of the VCO, neglecting that due to the parasitics of the
branch, is represented by CV CO. This reduction needs to be compensated for by increasing
KV CO by a specific factor (defined in (5.10)) such that the specified tuning range is
restored. As seen in (5.8), ∆C ∝ n thereby resulting in progressively larger KV CO values
1Using S-parameters, the parallel resistance of a branch is computed as Rp = 1/Re{Y } or
Rp = (Re{Z}2 + Im{Z}2)/Re{Z}, where Re{Y } represents the real part of the series admittance and
Re{Z} and Im{Z} represent the real and imaginary parts of the series impedance respectively.
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required to restore the specified tuning range as the number of branches in the SCA
increases. With this comes a hand in hand increase in phase noise for growing n.
Therefore, as the number of branches in a SCA increases, the phase noise improvement
reduces, eventually resulting in diminishing returns whilst increasing overall power
consumption. As such, the number of sub-bands used becomes limited with 4, 8 or 16
bands being typically employed in practice.2
Once the number of sub-bands has been chosen, the required capacitance to switch in
(Csw) for a specified percentage overlap (assuming equi-valued capacitors are employed)
can be calculated as follows (see Appendix A.16):
Csw =
((
fmaxi
(fmaxi−fmini )OV +fmini
)2 − 1)
L(2pifmaxi)
2
(5.9)
The subscript i in (5.9) refers to the ith sub-band, where in practice it is easiest to
calculate Csw with reference to the top sub-band i.e. by setting fmaxi = Fmax and
fmini = Fmax − (KV COVswingcp). Equation 5.9 is the total capacitance to be switched in
by the branch and thus represents the difference between the on and off capacitance’s of
the branch. Since the off capacitance of the branch (i.e. the branch capacitance when
switched off) is undesired, it is referred to as a parasitic capacitance Cparbr which must
be added onto (5.9) to prevent it reducing the effective capacitance switched in by the
branch. This approach can however result in an endless iterative loop, for which the design
procedure of Appendix B4 should be used to avoid.
5.2.2 SCA Switch Design
In Fig. 5.2, the SCA switches were shown as ideal devices. In practice these are realised
with a MOSFET device whose basic implementation is shown in Fig. 5.3.
M1 Vout
+
Vout
-
calWord
Fig. 5.3: Basic implementation of an SCA switch
In Fig. 5.3, the SCA switch is realised using a NMOS device (M1) (although a PMOS
device could also be used) which ideally switches on or off upon the application of a logic
high (’1’) or low (’0’) signal respectively from the calibration word (”calWord”). In practice
2If the resulting KV CO values for a specified tuning range are still too large after the number of sub-
bands has been saturated, a multiple VCO approach could be pursued as is done in Analog Devices AD4350
wideband frequency synthesizer IC [80].
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however this does not occur as the source of M1 is floating resulting in an undefined gate-
source voltage (Vgs). As such, it is not possible to guarantee if Vgs > VtM1 or < VtM1 to
switch M1 on or off respectively so as the corresponding branch can respectively add to
or subtract from the tank capacitance. Therefore, a more practical implementation of an
SCA switch is shown in Fig. 5.4 [54]. This is formed by adding NMOS devices M2 and
M3 onto the basic implementation of Fig. 5.3. The role of M2 is to clamp the source of
M1 to Vss upon the application of a logic high signal hence guaranteeing Vgs > VtM1 and
that M1 turns on. The role of M3 is then to clamp the drain of M1 to the same potential
as its source (Vss) such that the drain-source voltage across M1 (VdsM1) is zero. This
(ideally) results in zero on-resistance(Ron) for M1 hence minimising its loss. In practice
however, Ron will never be exactly zero where losses can be further reduced by making
M1 as wide as possible without significantly contributing to Cparbr .
M1 Vout
+
Vout
-
calWord
M2 M3
Fig. 5.4: Practical implementation of an SCA switch
It is important to minimise losses in M1 and the entire branch as this will maximise its
parallel resistance (Rpbr). From (5.5) this increases RpSCA which from (5.6) reduces XSCA
thereby leading to reductions in power consumption and phase noise degradation due to
the branch. In addition to this, it is important to minimise the parasitic capacitance of
the branch (Cparbr) such that the tuning range is not significantly degraded (see (5.9)). In
fact this is the reason why M1 was realised using an NMOS device over a PMOS device,
as NMOS devices will in general be smaller for given losses than PMOS devices hence
contributing less to Cparbr . Realising M1 using an NMOS device then mandates M2 and
M3 to also be realised as NMOS devices which should be made narrow, to reduce their
contribution to Cparbr , and long, so that their output impedance prevents significant signal
loss to Vss.
The implementation of Fig. 5.4 is effective in optimising the SCA switch in its on state.
However, when in its off state (i.e. upon the application of a logic low signal) the source
and drains of M1 are left floating which, due to the large swing of the VCO output signal,
can be momentarily pulled below ground and slightly turn on M1. This will reduce the
parallel resistance of the branch in its off state and can be addressed with the modification
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M1 Vout
+
Vout
-
calWord
M2 M3
M4 M5
Vref
Fig. 5.5: Modified implementation of an SCA switch
shown in Fig. 5.5 [39]. This is formed by adding PMOS devices M4 and M5 onto the
practical implementation of Fig. 5.4 whose role is to clamp the source and drains of M1
to Vref when it is off. Given that a logic low signal (i.e. 0V) is applied to the gate of
M1, its gate-source voltage is thus equal to −Vref thereby ensuring it remains off over the
entire swing of the VCO output signal. As such, Vref can be set to any biasing potential
as long as it is stable and as noise free as possible [39]. As before with M2 and M3, M4
and M5 should be made long and narrow to prevent signal loss (increase Rpbr) without
significantly contributing to Cparbr .
It is instructive to analyse the effect increasing the lengths of M4 and M5 has on
Rpbr and Cparbr for this branch. This is shown in Fig. 5.6 which plots Rpbr and Cparbr
for various values of lengths for M4 and M5 (LM4,M5). For this simulation, the branch
was designed using UMCs 90nm CMOS process where contributions to Rpbr and Cparbr
from M1 → M3 were minimised by making M1 short and wide and M3,M4 long and
narrow (see above). Contributions to Cparbr from the widths of M4 and M5 were also
minimised by employing minimum dimensions for the width (0.12µm). The lengths of
M4,M5 (LM4,M5) were then swept from 80nm to 20µm where, for an applied 4.8GHz sine
wave, the resulting values for Rpbr and Cparbr were plotted.
In Fig. 5.6 the parallel resistance of the branch (Rpbr) over LM4,M5 is plotted by
the solid blue line whose corresponding values are shown on the left y-axis. This clearly
shows Rpbr to increase with LM4,M5 up to 5.5µm where it reaches a maximum value of
1.85MΩ. After this, it appears to gradually decrease again due to some unaccounted for
effect becoming increasingly dominant. The parasitic capacitance of the branch (Cparbr)
is then plotted by the green trace whose corresponding values are shown on the right
y-axis. This clearly shows Cparbr to steadily increase with increases in LM4,M5, reaching
its highest value (in this simulation) of 8.7fF for LM4,M5 = 20µm.
Fig. 5.6 suggests that in terms of Rpbr , LM4,M5 = 5.5µm is potentially optimal.
However, this value should only be settled on if the resulting parasitic capacitance (6.1fF
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Fig. 5.6: Rpbr and Cparbr versus LM4,M5
for this case) does not significantly affect the overall capacitance of the branch. Therefore,
the design of an SCA switch always entails a trade-off between Rpbr and Cparbr with the
optimum transistor dimensions being found in practice through parametric sweeps such as
that shown in Fig. 5.6. A design procedure for an SCA switch is outlined in Appendix B4.
5.2.3 Issues with the SCA
The main issue with an SCA is that when a branch is switched in, it adds a bulk capacitance
to the tank thereby increasing the capacitance which the varactor must overcome to
produce a frequency variation at the VCO output. As a result, the varactors effective
capacitance variation reduces hence resulting in a lower KV CO. Therefore, as more and
more branches are switched in, KV CO becomes less and less giving rise to what is known
as band-to-band KV CO variation (∆KV CObtb) (in contrast to in-band KV CO variation,
∆KV COinb , discussed in section 5.1). The variation in KV CO due to this effect was shown
in [81] to be approximated by the following factor:
∆KV CObtb ≈ ∆C
√
∆C (5.10)
where ∆C represents the change in capacitance resulting from switching in one (or a
number of) SCA branches. The reason (5.10) only approximates the KV CO band-to-band
reduction factor is that it ignores varactor non-linearity (i.e. in-band KV CO variation)
thereby generally resulting in factors slightly on the higher side of what is seen in practice.
The effect of (5.10) is two-fold. Firstly, it contributes to the overall KV CO variation
(∆KV CO) which from (5.1), increases loop bandwidth variation (∆K). As ∆KV CObtb
values of up to 60% have been seen in practice, this significantly contributes to ∆KV CO
135
CHAPTER 5. MANAGING LOOP BANDWIDTH VARIATION
and hence ∆K, thereby greatly emphasising the various issues discussed in section 2.7.4.
Secondly, reductions in KV CO by ∆KV CObtb reduce the frequency range of the VCO
(∆F ) by the same factor which, assuming the percentage (OV ) overlap remains constant
(discussed later), reduces the tuning range to (see Appendix A.17):
TR =
2∆F/∆KV CObtb
2fmax − (∆F/∆KV CObtb)
(5.11)
Increasing ∆F in (5.11) by the factor ∆KV CObtb will restore the original tuning range
(see (3.22)) implying that KV CO must be increased by ∆KV CObtb . This is unattractive to
low phase noise performance which degrades due to reasons discussed in section 4.2.2, in
addition to reductions in the tanks L/C ratio which, from (3.25), will reduce Qtank.
The previous discussion was based on the assumption that the percentage overlap
(OV ) between sub-bands remains constant. This holds true in practice as OV exhibits
the following important proportionality [82] (see Appendix A.18):
OV ∝ fres
KV CO
(5.12)
where fres represents the frequency difference between two respective sub-bands at a
particular control voltage, otherwise known as the sub-band spacing resolution. This
also reduces due to the same mechanism that gives rise to ∆KV CObtb , and as such, reduces
by the same factor. Therefore, since both KV CO and fres reduce by ∆KV CObtb , OV from
(5.12) remains constant, implying that no change in percentage overlap occurs over all
the sub-bands. This is an extremely important characteristic as it means the issue of
band-to-band KV CO variation does not present any concerns regarding PVT robustness
and will play a pivotal role in section 5.3.
To both verify and illustrate the above discussions, a sub-banded VCO was designed
using UMCs 90nm CMOS process. The VCO employed single-ended tuning and 16 sub-
bands (i.e. 15 SCA branches) to achieve an ideal tuning range (neglecting KV CO band-
to-band variation) of 22%. The simulated tuning characteristics of the VCO are shown
in Fig. 5.7 where they are plotted with reference to the differential tuning voltage (Vd) of
the varactor configuration.
The differential tuning voltage was defined in (4.33) to be the difference in the
differential tuning inputs Vctrl− and Vctrl+ . As these are in practice connected to the
differential CP outputs, the differential tuning voltage (Vd) is determined by the CP
output voltage swing. Therefore, assuming the same CP output voltage swing shown
in Fig. 4.13 applies, where Vcpmin = 0.25V and Vcpmax = 0.75V , the differential tuning
voltage, from (4.7) can be seen to range from:
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Vd : (Vctrl+max − Vctrl−min)→ (Vctrl+min − Vctrl−max) (5.13)
Vd : (0.75V − 0.25V )→ (0.25V − 0.75V ) (5.14)
Vd : 0.5V → −0.5V
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Fig. 5.7: Simulated tuning Characteristics
The performance of the simulated VCO is summarised in Table 5.1 where all the
necessary parameters are detailed.
TRideal TRsim ∆Fideal ∆Fsim
∆Fideal
∆Fsim
∆KV CObtb
fresmax fresmin
∆fres
(%) (%) (GHz) (MHz) (MHz) (MHz)
22 14.5 1.11 740 1.5 1.5 55 37 1.5
Table 5.1: Performance summary
In Table 5.1, the ideal and simulated tuning ranges are represented by TRideal and TRsim
respectively. The ideal and simulated frequency ranges are then respectively represented
by ∆Fideal and ∆Fsim, where the maximum and minimum sub-band spacing resolutions
and their corresponding reduction factor are represented by fresmax , fresmin and ∆fres
respectively. The first observation to make from Table 5.1 is that ∆KV CObtb = 1.5,
which from Fig. 5.7 corresponds to a reduction in KV CO by ≈ 33%. This is in good
agreement with (5.10) since the total capacitance of the VCO with all SCA branches
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switched out (i.e for the top sub-band) at Vctrl = 0.5V was 165fF, whereas that with all
SCA branches switched in (i.e. for the bottom sub-band) was 225fF. This results in
∆C = 1.36 and ∆C
√
∆C = 1.59. The reason this number does not exactly equal KV CObtb
is that, as already mentioned, (5.10) ignores varactor non-linearity thereby resulting in
factors slightly on the higher side of what is seen in practice. The second observation
to make from Table 5.1 is that ∆Fideal/∆Fsim = 1.5 = ∆KV CObtb . In other words, the
frequency range of the VCO has reduced by the same factor as its KV CO values which, in
agreement with (5.11), reduces the tuning range to 14.5%. This can be seen from Fig. 5.7
by applying (3.22) to its maximum (fmax) and minimum (fmin) frequencies. The third and
final observation to be made from Table 5.1 is that ∆fres = 1.5, (i.e. a 33% reduction). In
other words the sub-band spacing resolutions have reduced by the same factor as KV CO
and ∆F .3 According to (5.12), this should enable a constant percentage overlap (OV ) to
be maintained. This is verified in Fig. 5.8 where OV is plotted over all sub-bands and
shown to be more or less constant at 42%. In addition, to give an illustrative overview of
the extent of variation present in this VCO, Figs. 5.9 ad 5.10 plot KV CO and fres over all
the sub-bands respectively.
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To restore the tuning range back to its ideal value, (5.11) suggests increasing ∆F by
the factor ∆KV CObtb , achievable in practice by increasing KV CO by the same factor. To
verify this, a second VCO was designed using the same process and architecture of the
first, except that its ∆F was increased by a factor of 1.5 to restore the ideal tuning range
of 22%. The resulting tuning characteristics are shown in Fig. 5.11. Comparing this with
Fig. 5.7 shows KV CO to have increased by a factor of ≈ 1.5 leading to an increase in ∆F
by the same factor, hence restoring it back to its ideal value of 1.11GHz. Applying fmax
and fmin to (3.22) then show this increase in KV CO, and hence ∆F , to have successfully
restored the tuning range back to its ideal value of 22%.
However, as already discussed, the cost of this compensation for ∆KV CObtb is an
3Measurements for fresmax and fresmin were made at Vctrl = 0.5V to enable a fair comparison with
∆KV CObtb which, as can be seen from Fig. 5.7, was also measured with reference to Vctrl = 0.5V.
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Fig. 5.11: Compensated Tuning Characteristics
increase in phase noise. This is verified in Fig. 5.12 which plots the simulated phase
noise performance for the top bands of both VCOs at Vctrl = 0.5V. In this plot, V CO1
represents the VCO with tuning characteristics shown in Fig. 5.7, while V CO2 represents
the VCO with tuning characteristics shown in Fig. 5.11. Measurements taken at 100kHz
offset then show V CO2 to exhibit 3dB more phase noise than V CO1 due to its larger
KV CO. What is interesting to note is the improvement in phase noise performance of
V CO1 over V CO2 is largest for close-in frequencies, becoming less and less as we move
further out from the carrier frequency. This implies V CO1 to exhibit significantly less
flicker noise than V CO2.
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Fig. 5.12: Phase noise degradation due to ∆KV CObtb compensation
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5.3 Reducing ∆KV CObtb
The previous section showed the primary issue with SCAs to be KV CO band-to-band
variation (∆KV CObtb). As shown, this significantly contributes to loop bandwidth variation
in addition to reducing the overall tuning range, where compensation for this reduction
results in increased phase noise. As such, there have been some techniques seeking to
reduce ∆KV CObtb reported in the literature, each exhibiting various weaknesses.
5.3.1 Related Work
In [83] the use of an additional serial LC-tank with a variable inductor configuration was
proposed to reduce ∆KV CObtb . However, due to the additional LC-tank this solution
consumes large power and die area. In [84] the use of additional varactors to reduce
the ∆KV CObtb of groups of sub-bands was proposed. This solution however requires an
additional complex biasing scheme to reduce ∆KV CObtb down to a specified level. In
addition, both techniques do not address ∆fres which is their main weakness since, from
(5.12), in order to maintain a constant percentage overlap between bands, both KV CO and
fres must be reduced by the same factor. Reducing ∆KV CObtb but not ∆fres may reduce
the percentage overlap leading to reduced PVT robustness and in extreme cases, frequency
deadzones (as observed in [83]). In [85], [65], the use of an additional varactor array
in conjunction with the conventional switched capacitor array was proposed to achieve
simultaneous reductions in both ∆KV CObtb and ∆fres. In [85] unused varactors in the array
are simply switched out whilst those in [65] are connected to a fixed potential. However,
due to the additional array, Qtank will be severely degraded over conventional approaches,
leading to degraded phase noise performance and increased power consumption.
5.3.2 Proposed Technique
Where [85], [65] achieved simultaneous reductions in ∆KV CO and ∆fres using an array
of switchable varactors and switchable capacitors, we propose the use of a single varactor
array to simultaneously reduce both ∆KV CO and ∆fres [82]. The advantage of this
approach is it reduces loading of Qtank (i.e. increases Rp) thereby leading to reductions in
power consumption and phase noise, as shown in section 5.2.1. Specifically, the varactor
array consists of n−1 switchable varactor branches (to split the specified tuning range into
n sub-bands) and is hence termed a switched varactor array (SVA). One such branch of this
array is shown in Fig. 5.13. From this, the varactor branch can be seen to employ cathode
tuning (for reasons discussed in section 3.4.2) with its varactor configuration based on that
of Fig. 3.27. Transistors M1 and M2 act as switches which switch the branch in or out
upon the application of a logic high or low signal from the calibration word (”calWord”)
respectively. Switching the branch out when not in use is more favourable to fixing it to
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Fig. 5.13: Single branch of an SVA
a fixed potential [65], as it avoids unnecessary loading of Qtank for the higher frequency
bands, where the majority of the branches will be switched out. Transistors M3 → M6
are then employed to maintain the switches completely off over the entire VCO output
voltage swing upon the application of a logic low signal (similar to Fig. 5.5). As was
the case for M4 and M5 in Fig. 5.5, M3 → M6 should be made long and narrow to
prevent signal loss (increase Rpbr) without significantly contributing to Cparbr . It should
be noted that additional transistors (similar to M2 in Fig. 5.4) are not needed to enable
the switches to turn on upon the application of a logic high signal. This is because due to
the varactor biasing scheme (see section 3.4.2), the sources of M1 and M2 are tied to Vss
thereby ensuring that upon the application of a logic high signal, Vgs1,2 > Vt1,2 to enable
both switches completely turn on. It could however be argued that the inclusion of NMOS
devices similar to M2 and M3 in Fig. 5.4 is still worthwhile to minimise losses within the
switches. However it was seen in practice that the resulting contributions to Cparbr for
such devices (due to their long lengths necessary to prevent signal loss), far outweighed any
benefits to be gained by their reductions in Rpbr . As such they were omitted to maintain
Cparbr at a reasonable level, with Rpbr being addressed by making M1 and M2 short and
as wide as possible within the constraints of Cparbr .
5.3.3 Design Procedure for a Switched Varactor Array (SVA)
Each varactor branch is sized according to its required Cmin and Cmax values necessary
to achieve the specified KV CO and fres. The procedure for calculating these values is as
follows:
1. Calculate Cmin for the sub-band of interest (Cminn):
Cminn =
1
L(2pifmaxn)
2
(5.15)
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where fmaxn is the maximum frequency of the sub-band, taking into account the
specified fres. This is calculated as follows:
fmaxn = fmaxn−1 − fres
= fmaxn−1 − (∆fn−1(1−OV )) (5.16)
where the maximum frequency and frequency range covered by the previous sub-
band are fmaxn−1 and ∆fn−1 respectively.
2. Calculate the change in Cmin between the sub-band of interest and the previous
one (∆Cminn→n−1):
∆Cminn→n−1 = Cminn − Cminn−1 (5.17)
where Cminn−1 is the minimum capacitance of the previous sub-band.
3. Calculate Cmax for the sub-band of interest (Cmaxn):
Cmaxn =
1
L(2pifminn)
2
(5.18)
where fminn is the minimum frequency of the sub-band, taking into account the
specified KV CO. This is calculated as follows:
fminn = fmaxn − (KV COVswingcp) (5.19)
4. Calculate the change in Cmax between the sub-band of interest and the previous
one (∆Cmaxn→n−1):
∆Cmaxn→n−1 = Cmaxn − Cmaxn−1 (5.20)
where Cmaxn−1 is the maximum capacitance of the previous sub-band.
Equations (5.17) and (5.20) give the required Cmin and Cmax values respectively for the
sub-band of interest. Once obtained, the relevant varactor branch is sized to achieve both
values and inserted into the array. Repeating this procedure n − 1 times thus completes
the array.
To provide an illustrative view of a VCO employing an SVA, Fig. 5.14 shows the
schematic of a differentially tuned VCO architecture (similar to that shown in Fig. 4.40)
which employs an SVA consisting of n− 1 branches.
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Fig. 5.14: Differentially tuned VCO with SVA containing n− 1 branches
Due to its excellent performance (shown in section 5.4) this was the VCO used in the
final PLL of this thesis whose corresponding W/L ratios, operating points and component
dimensions are detailed in section 6.4. It should be observed from Fig. 5.14 that although
the LC-tank employs differential tuning, each branch of the SVA employs single-ended
tuning (Vctrl). Therefore in order to tune each branch, the differential LF outputs must
first be converted to single-ended form. As this is achieved with a differential amplifier
(similar to that shown in Fig. 4.19), it comes at the various costs discussed in section 4.5
and is an issue this thesis attempted to address (discussed in section 5.5).
5.4 Performance Analysis
To analyse the performance of the proposed technique, the differentially tuned VCO of
Fig. 5.14 employing a switched varactor array (SVA) was designed and simulated using
UMCs 90nm CMOS process. It was designed for a centre frequency of 4.8GHz and tuning
range of 23% which was split into 16 bands using a 15-branch SVA to exhibit reductions
∆KV CObtb and ∆fres. To demonstrate these reductions, the resulting VCO was compared
with a differentially tuned VCO employing a conventional switched capacitor array (SCA)
designed using the same process and to meet the same tuning range. The resulting tuning
characteristics of both VCOs are shown in Fig. 5.15 with reference to Vd (see (4.33)).
143
CHAPTER 5. MANAGING LOOP BANDWIDTH VARIATION
−0.5 −0.4 −0.3 −0.2 −0.1 0 0.1 0.2 0.3 0.4 0.5
4.4
4.5
4.6
4.7
4.8
4.9
5
5.1
5.2
5.3
5.4
f V
C
O
 
(G
Hz
)
Vd (V)
 
 
VCO with SCA VCO with SVA
Fig. 5.15: Simulated tuning characteristics
A performance comparison of both circuits is then given in Table 5.2.
Conventional VCO Proposed VCO
Technology 90nm CMOS
Power Supply 1V
∆F
1150 MHz
(4.35GHz - 5.5GHz)
TR 23%
∆KV CObtb ± 30% ± 4.6%
∆fres ± 30% ± 1.7%
OV 36.5% ≈ 38%
Power Consumption 900 µW 850 µW
Table 5.2: Performance summary comparison
Table 5.2 clearly shows the VCO employing an SVA to achieve reductions in ∆KV CObtb
and ∆fres by factors of 6 and 17 respectively over the VCO employing an SCA. This is
shown in further detail in Figs. 5.16 and 5.17 which plot KV CO and fres respectively over
all sub-bands for both VCOs.
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Table 5.2 also shows ∆KV CObtb and ∆fres to be the same for the VCO with SCA
which, from section 5.2.3, leads to a constant percentage overlap (OV ) between bands of
36.5%. Although the reductions in ∆KV CObtb and ∆fres are not exactly equal, they are
seen to be very close for the VCO with SVA, resulting in a near constant OV of ≈ 38%.
This is shown in Fig. 5.18 which plots OV for both VCOs across all sub-bands.
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Fig. 5.18: Percentage overlap across all sub-bands
As can be seen from Fig. 5.18, OV for the VCO with SCA (plotted by the green
trace) is near constant at 36.5% where an overall variation in percentage overlap across
all bands (∆OV ) of 0.7% was measured. However, OV for the VCO with SVA (plotted
by the blue line) varies a little more (due to differences in ∆KV CObtb and ∆fres) with a
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∆OV of 6.6%. Although slightly larger than for the VCO with SCA, from the perspective
of PVT robustness this variation is negligible and thus presents no concerns.
As explained in section 5.2.3, ∆KV CObtb reduces the tuning range creating the need
for larger KV CO values to restore it back to its specified value. Therefore, it follows that
designing with reduced ∆KV CObtb enables the specified tuning range to be covered with
smaller KV CO values, thus enabling improved phase noise performance, for the reasons
discussed in section 5.2.3. This is verified in Fig. 5.19 which plots the simulated phase noise
performance of the top frequency bands for both VCOs. In general this shows the VCO
with SVA to achieve superior phase noise performance over the VCO with SCA, where
measurements taken at 1 MHz offset from the carrier frequency show an improvement
of 2dB to be achieved (i.e. an improvement of ≈ 40%).
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Fig. 5.19: Phase noise due to reductions in ∆KV CObtb
Table 5.2 also shows the power consumption of the VCO with SVA to be slightly
less than that of the VCO with SCA, attributed to its slightly higher L/C tank ratio
(see (3.25)). However the savings in power between the two VCOs (50µW) is negligible.
The real achievements in power savings are seen when comparing the power consumption of
the proposed technique (i.e. the VCO with SVA) with other techniques recently reported
in the literature, concerned with reducing ∆KV CObtb and ∆fres. This is provided in
Table 5.3 which displays the overall performance of the proposed technique against such
recent publications, showing it to achieve the lowest reported power consumption by an
order of magnitude. Although some of this power saving is due to the 1V supply for
the process used to simulate the VCO, a significant proportion of it is, as discussed in
section 5.3.2, due to the proposed technique employing one single array consisting of
varactor branches which can be completely switched out when not in use. In addition,
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Table 5.3 also shows the proposed technique to achieve reductions in ∆KV CObtb and ∆fres
up there with the state of the art published at the time of writing.
Ref. [83] [84] [85] [65]
This
Work
∆KV CObtb (±%) 12 4.4 20.4 12.5 4.6
∆fres (±%) N/A a N/A a N/A a 9 2.2
∆F (MHz) 1320 1050 720 825 1150
Technology
0.25µm 0.13µm 0.18µm 0.18µm 90nm
BiCMOS CMOS CMOS CMOS CMOS
Power
2.8 2.8 1.8 1.8 1
Supply (V)
Power (mW) 11.2 − b 9 − b 0.85
a ∆fres not addressed, hence reducing PVT robustness.
b Not specified for VCO used.
Table 5.3: Performance comparison against previous publications
5.5 Differentially Tuned SVA
The switched varactor array (SVA) branch of Fig. 5.13 employs single-ended tuning.
Therefore when implemented in a differentially tuned VCO, as noted in section 5.3.3, the
differential CP outputs must first be converted to single-ended form using a differential
amplifier (similar to that shown in Fig. 4.19). However, as noted in section 4.5, this
comes at the cost of increased design complexity, cost, time and resources, in addition
to consuming additional silicon area, increasing power consumption and possible even
degrading the noise performance of the PLL. Therefore, similar to section 4.5, an attractive
progression would be to convert the SVA of Fig. 5.13 which employs single-ended tuning,
to one which employs differential tuning thereby eliminating the need for a differential
amplifier and its associated disadvantages. However as will be seen, this is by no means a
straight forward task.
5.5.1 Differentially Tuned SVA Branch Attempt
In section 4.5.3, the modified cathode differentially tuned varactor configuration of
Fig. 4.35 was shown to provide optimal performance over other configurations, namely due
to its improved common-mode noise rejection capability. Therefore, an obvious approach
would be to convert the single-ended tuned SVA branch of Fig. 5.13 using the configuration
of Fig. 4.35 as a blueprint. Doing this results in the branch shown in Fig. 5.20. As can
be seen, the top branch of this configuration effectively applies the same biasing as that of
147
CHAPTER 5. MANAGING LOOP BANDWIDTH VARIATION
M8
M11 M12
Vref
M7
calWord
M9 M10
Vref Vctrl 
-
calWord
M2
M5 M6
Vref
M1
calWord
M3 M4
Vref
Vctrl
+
calWord
Vb
Vout
+Vout
-
Vb
Fig. 5.20: Differentially tuned SVA branch attempt
Fig. 5.13 (i.e. a tuning voltage is applied to the cathodes with a fixed bias applied to the
anodes of each varactor) and as such exhibits similar behaviour. However as the bottom
branch applies opposite biasing to the top, it encounters two very severe and limiting
problems. These are related to the switches M7 and M8 and arise due to the following:
Gate-source voltages of the switches: Since Vctrl− is applied to the anodes of the varactors,
the gate-source voltages of the switches M7 and M8 (Vgs7,8) is defined as:
Vgs7,8 = VcalWord(High)− Vctrl− (5.21)
This implies that in order for the switches to turn on, the following must be satisfied:
VcalWord(High)− Vctrl− ≥ Vt7,8 (5.22)
where the threshold voltages of M7 and M8 are represented by Vt7,8 . This then limits the
maximum value of Vctrl− as follows:
Vctrl− ≤ VcalWord(High)− Vt7,8 (5.23)
In other words, the signal swing of Vctrl− becomes limited by one threshold voltage
which, for low technology nodes where VcalWord(High) can be as low as 1V, represents
a significant reduction. The result of this limited swing is increased KV CO requirements
to achieve a specified tuning range, thereby increasing phase noise due to the reasons
discussed in section 4.2.2.
148
CHAPTER 5. MANAGING LOOP BANDWIDTH VARIATION
After the switches turn on, they will typically operate in their linear regions and so
exhibit on-resistances (Ron7,8) approximated by:
4
Ron7,8 =
1
µnCox(Vgs7,8 − Vt7,8)2
(5.24)
where Cox and µn are process dependant parameters representing the oxide capacitance
and electron mobilities of M7 and M8.
Equation (5.24) shows Ron7,8 to be inversely proportional to Vgs7,8 and so, as would
agree with intuition, decreases for increasing Vgs7,8 . This variation in Ron gives rise to a
corresponding variation in signal amplitudes across the varactors resulting in a changing
time-dependant capacitive behaviour which affects the C(V) characteristics of the branch.
As this behaviour is not seen in the top branch, it contributes to the asymmetry of the
differential tuning characteristics which, as discussed in section 4.5.2, degrades common-
mode noise rejection capability. However, this effect on common-mode noise rejection
(and general differential operation) has negligible impact in comparison to the effect of
the second problem arising due to the biasing of the bottom branch.
Source capacitance’s of the switches: If we disconnect the top branch of Fig. 5.20 and plot
the C(V) characteristics of the bottom branch for an increasing Vctrl− , we would expect an
increasing C(V) characteristic to result. This is because increases in Vctrl− correspondingly
decrease the widths of the depletion regions which, from (3.23), leads to an increasing C(V)
characteristic. However, what is seen in practice can in fact be the exact opposite. This
is verified in Fig. 5.21 which plots the C(V) characteristics for the bottom branch of the
differentially tuned SVA branch of Fig. 5.20.
0.25 0.5 0.75
V
ctrl−
C
Fig. 5.21: C(V) curve for the bottom branch of Fig. 5.20
4This assumes a parabolic behaviour of MOSFET drain current [86] which looses accuracy as
technologies decrease. Nevertheless, as it provides meaningful insights into the various dependencies of
Ron, it provides a useful approximation.
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For the simulation of Fig. 5.21, the SVA branch was designed using UMCs 90nm
CMOS process, where Vctrl− was swept from 0.25V → 0.75V, to replicate the CP output
voltage swing of Fig. 4.13. Applying a 4.8GHz sine wave to the branch and plotting
the resulting capacitance for each value of Vctrl− then yielded the corresponding C(V)
characterisation curve. Exactly why the resulting behaviour occurs can be explained with
reference to Fig. 5.22.
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Vctrl 
-
N+ N+
p-substrate
S
Csj
Vctrl 
-
D
M7,8
calWord
Fig. 5.22: Physical device representation of the SVA switches
Fig. 5.22 is simply a close in view of the switches M7 and M8 in Fig. 5.20 with
reference to Vctrl− . Viewing the switches as their physical counterparts (as seen on the
right diagram in Fig. 5.22) shows a parasitic diode to exist at the junction between the
source (S) of the NMOS and the p-substrate. This gives rise to a parasitic capacitance
known as the source-substrate junction capacitance (Csj). What is important to observe
from Fig. 5.22 is that the voltage across Csj equals Vctrl− . As such, the width of the
depletion region at this junction increases with increasing Vctrl− which, from (3.23), gives
rise to a decreasing Csj characteristic. If Csj is considerable larger than the capacitive
contributions from the varactors (may result from the use of large switches to reduce
Rpbr) it will dominate the overall C(V) characteristics of the branch. This is what has
occurred for the branch characterised in Fig. 5.21 which is verified in Figs. 5.23 and 5.24.
In Fig. 5.23, the C(V) characteristics of the SVA branch were simulated under the same
conditions used for the simulation of Fig. 5.21, except this time with both varactors
removed to enable the C(V) characteristics specific to Csj for the branch to be analysed.
This shows Csj to display a decreasing characteristic for increasing Vctrl− , as in agreement
with the previous discussion. In Fig. 5.24 then, the C(V) characteristics of the SVA branch
were simulated under the same conditions as for Figs. 5.21 and 5.23, except this time with
the switches removed to enable the C(V) characteristics specific to the varactors of the
branch (Cvar) to be analysed. This shows Cvar to display an increasing characteristic for
increasing Vctrl− as would be conventionally expected. This reason this characteristic is
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Fig. 5.24: Cvar versus Vctrl−
not seen in the overall C(V) characteristics of the branch is because Csj clearly dominates
it resulting in an overall decreasing C(V) characteristic for increasing Vctrl− (seen from
comparison of Figs. 5.21 and 5.23).
It should be noted that the previous simulations represent an extreme case where
Csj >> Cvar, i.e. when the switches are made large in comparison to the varactors.
Although such extremities may not always occur in practice, irrespective of switch and
varactor dimensions, Csj will always influence (to some extent) the C(V) characteristics
of the bottom branch. As such behaviour is not seen in the top branch, this further
contributes to the asymmetry of the differential tuning characteristics thereby degrading
common-mode noise rejection capability, as discussed in section 4.5.2. In addition to this,
as was seen in Fig. 5.21 for the case where Csj >> Cvar, the differential functionality of
the entire branch may not even be realised.
Therefore in short, the attempt at converting an SVA branch to differential tuning shown
in Fig. 5.20 simply doesn’t work. However, due to the potential benefits of realising a
working differentially tuned SVA branch, other solutions were explored.
5.5.2 Attempted Approaches for a Differentially Tuned SVA Branch
Given that the various shortcomings of the branch in Fig. 5.20 are due to the interaction of
Vctrl− with the switches M7 and M8, a first attempt might be to simply place the switches
on the opposite sides of the ac-coupling capacitors. Although this effectively eliminates
any deterious effects due to Vctrl− , it renders the switches susceptible to similar effects due
to the output voltage swing of the VCO, in addition to severely loading down the tank.
Therefore, such an approach mandates the switches to also be ac-coupled from the tank,
as shown in Fig. 5.25.
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Fig. 5.25: Ac-coupling approach
As this approach ac-couples the sources of M7 and M8 from a defined DC bias, NMOS
devices M9 → M12 are required to clamp the sources of M7 and M8 to Vss in addition
to reducing their drain source voltages when switched on (similar to M2 and M3 in
Fig. 5.4). The use of these additional transistors however presents additional loading
on the tank. In addition to this, it was seen that due to the series connections of the
ac-coupling capacitors, their resulting capacitance’s needed to be made very large (with
respect to the varactors) to allow sufficient signal swing across the varactors. As such
large capacitance’s, in addition to losses from M9 → M16, were seen to severely load
down the tank (significantly reduce Rbbr), whilst significantly contributing to the branches
overall parasitic capacitance (Cparbr), this approach was found not to prove an applicable
solution.
A more practical solution might be to replace the switches with high voltage devices
whose corresponding requirements for VcalWord(High) in (5.21) will be typically larger than
the maximum value for Vctrl− . This enables the switches to remain on under the application
of VcalWord(High) over the entire voltage swing thereby relaxing KV CO requirements for
a specified tuning range and improving phase noise performance. Nevertheless, when
the switches turn on, their on-resistance variation was seen to significantly contribute
to asymmetries in the differential tuning characteristic. In addition, high voltage devices
typically require large dimensions whose associated source-substrate junction capacitance’s
also significantly affect the overall C(V) characteristics of the branch (see Fig. 5.20).
Therefore, as this approach results in a very asymmetrical differential tuning characteristic,
it was seen to also not prove to be an applicable solution.
Another approach might be to realise the switches using transmission gates. Trans-
mission gates are formed by connecting one NMOS and one PMOS device in parallel, with
their gates controlled by opposite logic signals (i.e. when a logic ’1’ is applied to one gate,
a logic ’0’ is applied to the other). The realisation of an SVA branch using transmission
gates is shown in Fig. 5.26 where the switches M7 and M8 in Fig. 5.20 can be seen to be
replaced with transmission gates M1,M2 and M3,M4 respectively. The gates of M1 and
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Fig. 5.26: Transmission gate approach
M3 are connected to the logic signal calWord, with M2 and M4 being connected to its
inverse logic signal calWord.
One advantage of this approach is that at least one switch in the transmission gate is
guaranteed to be on over the entire voltage swing of Vctrl− . For example, switches M1
and M3 are on for Vctrl− ≤ VcalWord(High)−Vt1,3 , but switch off once Vctrl− comes within
one threshold voltage of VcalWord(High). However, as switches M2 and M4 are on for
Vctrl− ≥ Vt2,4 , these will remain on when M1 and M3 turn off. Since a similar situation
occurs for Vctrl− < Vt2,4 , the swing of Vctrl− is not limited leading to reduced KV CO
requirements for a specified tuning range and hence, improved phase noise performance.
In addition to this, if the PMOS and NMOS devices are sized correctly, the on-
resistance variation of the gates over the voltage swing of Vctrl− will be significantly
reduced. However, achieving this in practice requires the PMOS devices to be larger
than the NMOS devices to account for hole mobilities being less than electron mobilities
(i.e. µp < µe). Given that the NMOS devices themselves will be made quite large (to
reduce Rpbr), this was seen to result in very large PMOS devices which significantly
contributed to the parasitic capacitance of the branch (Cparbr). In addition, such
large PMOS devices will exhibit large drain-substrate capacitance’s (Cdj), similar to the
source-substrate capacitance’s (Csj) discussed in section 5.5.1. Although these cancel
out the net effect of the source-substrate capacitance’s from the NMOS devices, they
will themselves significantly contribute to the C(V) characteristics of the branch hence
causing asymmetries in the differential tuning characteristic. Due to these issues, the use
of transmission gates were also seen not to prove a viable solution.
Therefore, the various approaches aimed at realising a differentially tuned SVA branch
attempted in this thesis and discussed in this section, all failed in realising a true viable
solution. As such, further research into the area is required to realise the full potential of
the SVA.
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5.6 Summary and Achievements of this Chapter
This chapter was written with three goals in mind. The first goal was to follow on from
discussions in section 2.7.4 on the issues arising due to loop bandwidth variation (∆K), by
defining exactly what contributes to ∆K. This was achieved in section 5.1 which showed
that although many factors contribute to ∆K, most can be effectively eliminated through
clever design. Following from this, KV CO variation (∆KV CO) was shown to be the most
problematic factor of ∆K whose reduction, as stated in section 3.9, is one of the primary
challenges facing VCO design today.
The second goal of this chapter was to follow on from the differentially tuned VCO
of chapter 4 in achieving low noise performance whilst maintaining a large tuning range
which, as stated in section 3.9, is a major issue for modern day VCO designs. To address
this, section 5.2.1 introduced the concept of splitting the VCO tuning range into a number
of sub-bands, which together cover a large tuning range with the KV CO values of each
sub-band being small so as to reduce noise contributions (see section 4.2.2). This was
shown to be achieved using an array of switchable capacitors which can be switched in or
out depending on the desired sub-band of operation, typically termed a switched capacitor
array (SCA). Sections 5.2.1 and 5.2.2 together then provided a comprehensive overview of
the design of an SCA in practice, by detailing its governing equations and optimum switch
architectures to be employed.
Following from the previous two goals, the third goal of this chapter could be pursued
which was to highlight the main issue with an SCA. In section 5.2.3 this was shown to
be due to the fact that it introduces another factor contributing to KV CO variation (and
hence ∆K), namely that of band-to-band KV CO variation (∆KV CObtb). This effect and
its consequences were thoroughly defined in section 5.2.3 with the resulting equations
being verified through presented simulations. Such a thorough description was necessary
to purvey to the reader how severe a problem ∆KV CObtb is, in addition to equipping
them for forthcoming discussions on how it can be reduced. Such discussions followed
in section 5.3.1 which reviewed the various attempts at reducing ∆KV CObtb reported in
the literature. The various weaknesses exhibited by these approaches were highlighted,
prior to section 5.3.2 introducing our proposed technique at addressing this problem. The
proposed technique achieves sub-banding by replacing the conventional switched capacitor
array with one single array of switchable varactors, hence termed a switched varactor
array (SVA). As shown in section 5.3.3, each varactor branch can, through a succession
of simple equations, be designed to reduce ∆KV CObtb without severely loading down the
quality factor of the LC-tank (Qtank), hence leading to reductions in loop bandwidth
variation (∆K), power consumption and phase noise. In addition to this, the proposed
technique maintains a near constant percentage overlap (OV ) between bands to achieve
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a PVT robust solution. All these claims were verified in section 5.4 which presented a
complete performance analysis of the proposed technique showing it to achieve significant
reductions in ∆KV CObtb over a VCO employing a conventional SCA, without requiring
additional power whilst improving phase noise performance. As such, the proposed
technique becomes highly attractive to low noise, low power applications particularly
concerned with reducing loop bandwidth variation (∆K). Unfortunately, as detailed in
section 5.5.1, all efforts failed in adapting the proposed technique to differential tuning.
This would require further research which should be invested to realise the full potential
of the switched varactor array.
Therefore, upon completing this chapter the reader should be convinced that the use
of the novel SVA is extremely effective in simultaneously achieving a large tuning range
with low noise performance, which significantly reduces loop bandwidth variation (∆K)
at the cost of no additional power. As such, it should leave the reader satisfied that at this
point in the thesis, all the issues with modern day PLL operation proposed throughout
chapters 2 and 3, have now been effectively addressed.
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Simulations for the Final PLL of this Thesis
Up to this point in the thesis a wide spectrum of topics pertaining to PLL operation
have been discussed. Through this, various issues with PLLs have been highlighted and
arguments constructed in support of solutions proposed. Such solutions have therefore
completely determined the final PLL of this thesis. For example, from discussions in
chapter 2 it was decided to adopt a charge-pump PLL (CP-PLL) architecture which
employs a second-order passive lag lead loop filter (LF). Then, from discussions in chapters
3 and 4 it was decided to make the PLL fully differential by employing a differential CP,
transformed differential LF and a differentially tuned VCO. Finally, from discussions in
chapter 5 it was decided to replace the conventional switched capacitor array (SCA) within
the VCO with a switched varactor array (SVA). As a result, the final PLL of this thesis is
a fully differential third-order type 2 CP-PLL, employing a second-order passive lag lead
transformed differential LF, and differentially tuned VCO using an SVA.
To bring together the contributions from the previous chapters it is necessary to design
and simulate such a PLL, which for brevity will be simply denoted as a fully differential
PLL. The resulting simulations were performed using UMCs 90nm CMOS process, which
are documented in this chapter where both the performance and functionality of the fully
differential PLL are detailed.
6.1 Specifications
The specifications which the fully differential PLL was designed to achieve are presented
in this section.
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6.1.1 System Level Specifications
The system level specifications for the PLL are shown in Table 6.1.
PLL architecture CP-PLL
fref 30MHz
foutmax 5.2GHz
foutmin 4.4GHz
foutmid 4.8GHz
PM 50◦ a
ts < 220µs
b
K 1MHz c
∆K
Reduce as much as possible
Power consumption
Noise
Area
a Based on recommendations from [20] for the chosen PLL architecture.
b Based on Bluetooth specifications.
c Based on feasible simulation times (see section 6.6).
Table 6.1: System level specifications for the PLL
The central frequency in Table 6.1 (foutmid) was chosen at 4.8GHz as this frequency
achieves a very high inductor quality factor (19, see section 3.5) and can be divided
down by two to make the PLL applicable to products operating in the highly popular
2.4GHz - 2.5GHz unlicensed industrial, scientific and medical (ISM) frequency bands
occupied by standards such as Wi-Fi (IEEE 802.11b/g/n) and Bluetooth.
6.1.2 PFD Specifications
This thesis is primarily concerned with the analog blocks of a PLL (i.e. the CP, LF and
VCO). As such, the PFD was not designed at gate level but synthesized using VHDL
code to model the behaviour of the architecture shown in Fig. 2.3. Given that the worst
case turn-on time for the CP switches was found through simulation to be ≈ 0.5ns, the
propagation delay of the PFD (tpfd) was set to 1ns, such that any deadzone of operation
could be safely avoided (see section 2.3).
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6.1.3 Differential CP Specifications
The specifications for the differential CP are shown in Table 6.2.
CP architecture Differential
Vcpmax 0.75V
a
Vcpmin 0.25V
a
Vswingcp 1V
∆icp ≤ 0.1% b
∆icp,Vcp ≤ 1% b
Power consumption
Reduce as much as possible
Area
a Based on the analysis in section 4.3.2.
b Based on benchmarks set by [21].
Table 6.2: Differential CP specifications
6.1.4 Differential LF Specifications
The specifications for the differential LF are shown in Table 6.3.
LF architecture Differential passive lag-lead
PM 50◦ a
Area
Reduce as much as possible
Component count
a Based on recommendations from [20] for the chosen PLL architecture.
Table 6.3: Differential LF specifications
6.1.5 Differentially Tuned VCO Specifications
The specifications for the differentially tuned VCO are shown in Table 6.4.
6.1.6 Feedback Divider Specifications
Once again as the thesis is primarily concerned with the analog blocks of a PLL
(i.e. the CP, LF and VCO), as was the case for the PFD, the feedback divider was only
synthesized using VHDL code. Due to its simplicity, an integer N feedback divider was
modelled with a constant feedback divider ratio (N) of 160.1
1Although a constant feedback divider ratio is not representative of real world applications (for example
within a frequency synthesizer), it is sufficient to demonstrate the functionality of the PLL.
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VCO architecture LC-Tank a
fV COmax 5.2GHz
fV COmin 4.4GHz
fV COmid 4.8GHz
TR 16%
KV CO ≈ 100MHz/V
OV > 30% b
PN -119dBc/Hz at 3MHz offset c
CMRR > 20dB d
Power consumption
Reduce as much as possible
Area
a Chosen over a ring architecture to reduce phase noise (see section 3.1).
b Found through simulation to ensure the specified frequency range is covered over PVT variation.
c Based on Bluetooth specifications.
d Based on the analysis summarised in Table 4.10.
Table 6.4: Differentially tuned VCO specifications
6.1.7 Process Specifications
For confidentiality reasons only the basic specifications of the process used to design and
simulate the fully differential PLL can be provided. These are shown in Table 6.5.
Supplier UMC
Basic description 1P9M 90nm bulk CMOS
Vdd 1V
Table 6.5: Basic specifications for the process used to design and simulate the fully
differential PLL
6.2 Differential CP
The architecture used for the differential CP of the PLL was described in section 4.3.3
and shown in Fig. 4.16, where the procedure used to design it is outlined in Appendix B1.
This resulted in a circuit with the following power and area requirements.
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Vdd 1V
Icp 50µA
Power
170µW
consumption
Area 1080µm2
Table 6.6: Power and area requirements of the differential CP
6.2.1 Transistor Descriptions for the Differential CP
A complete description of the transistors used in the differential CP is summarised in
Table 6.7. This describes the transistors with reference to Fig. 4.16 (i.e. device M1 in
Fig. 4.16 refers to M1 in Table 6.7), in terms of their models, dimensions and DC operating
points at a standard process corner.
Transistor reference M1→M4 M5→M8 M9→M12 M13→M15
Transistor model HVT NMOS NMOS NMOS HVT PMOS
W (µm) 90 6.15 7.45 42
L (µm) 2 0.5 0.4 2
Vgs (V) 0.4 0.6 0.2 -0.6
Vds (V) 0.4 0.05 0.05 -0.5
Vt (V) 0.35 0.15 0.15 -0.37
Vov (V) 0.05 n/a n/a -0.23
Region of
Saturation Linear
a
Linear Saturation
operation
a Only when switched on. Operates in sub-threshold region otherwise.
Table 6.7: Transistor descriptions for the differential CP
Firstly, Table 6.7 shows high threshold voltage (HVT) NMOS and HVT PMOS devices
to be used for M1→M4 and M13→M15 respectively. The reason for this is to enable
low overdrive voltages (Vov) for these transistors (Vov = Vgs − Vt), thereby enabling large
CP output voltage swings (see (4.17)→ (4.19)). Secondly, Table 6.7 shows the drain-source
voltages (Vds) across all the transistors. These should be examined with reference to (B.1)
and (B.2) in Appendix B1 where they can be seen to realise a steady output voltage of 0.5V
(i.e. Vdd/2), thereby further maximising the CP output voltage swing (see section 4.3.4).
Finally, Table 6.7 shows large dimensions to be employed for M1→M4 and M13→M15.
The reason for this is to reduce device mismatch (see (2.8)) and hence static phase error
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(see section 2.3.1). Furthermore, as this resulted in long channel devices (both employing
lengths of 2µm), their increased output conductance’s make them more robust against
channel length modulation effects, hence further reducing static phase error.
6.2.2 Performance Analysis
The main advantages of employing a differential CP were shown in section 4.3.2 to be a
doubled output voltage swing over a single-ended CP, significant reduction in the effects
of common-mode noise and reduced mismatch current by orders of magnitude over a
single-ended CP. As such, these will be the metrics used to assess the performance of the
differential CP of Fig. 4.16.
Output voltage swing : Applying the relevant values from Table 6.7 to (4.17) and (4.18)
result in the following maximum and minimum CP output voltages:
Vcpmax = 1V + (−0.23V )
= 0.77V
Vcpmin = 0.05V + 0.05V + 0.05V
= 0.15V
Together Vcpmax and Vcpmin above realise a differential CP output voltage swing of 1.24V
thereby exceeding the CP output voltage specifications in Table 6.2. As such, this
differential CP is well suited to the low voltage process (Vdd = 1V) used to design it. In
addition, as shown in section 4.2.2, this reduces KV CO requirements to meet the specified
tuning range thereby enabling improved phase noise performance (see section 4.5.4).
Common-mode noise: To analyse the effects of common-mode noise on the differential
CP, an identical setup to that described in section 4.3.2 was used. Firstly, to provide
an intuitive view of common-mode noise in the circuit, its effect during steady state
in the time domain was examined. This was achieved by placing a a signal source in
series with the Vdd line which injected a sine wave of frequency 1MHz and amplitude
of 10mV (i.e. 0.001% of Vdd). The resulting perturbations of the output signal (∆vo)
from its steady state value over time are shown in Fig. 6.1 which show the differential
CP to exhibit excellent common-mode noise rejection capability for such noise on the Vdd
line. As can be seen in the top right corner of the plot, the rms value of the resulting
perturbations measures only 0.14pV representing a relatively insignificant value resulting
from the introduced noise. Furthermore, recalling Fig. 4.6, this represents an improvement
for such common-mode noise rejection by almost 20dB over the differential CP of Fig. 4.5.
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Fig. 6.1: ∆vo for the differential CP
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Fig. 6.2: ∆vomax for the differential CP
Although the exact reasons for this improvement were not analysed in this thesis, it
is suspected that a major contributing factor is the increased use of stacking for the
differential CP of Fig. 4.16 over that of Fig. 4.5, which could reduce such noise through
the property of shielding [29].
Next, the effect of common-mode noise over frequency for all nodes susceptible to
it was examined. Similar to the setup described in section 4.3.2, this was achieved by
placing signal sources in series with the Vdd and Vss lines, and at the inputs to all the
switches. These injected sine waves of amplitude 10mV, oscillating over a frequency range
of 100kHz → 100MHz. The resulting maximum perturbations of the output signal from
its steady state value (∆vomax), for each injected frequency at each susceptible node are
plotted in Fig. 6.2. This shows the effects of common-mode noise on the Vdd line (”V ddcm
noise”), Vss line (”V sscm noise”) and at the inputs to the switches (”Swcm noise”), to be
reduced to negligible amounts. Furthermore, Fig. 6.2 shows this dramatic reduction to be
held over frequency verifying the differential CP to exhibit excellent common-mode noise
reduction capability for such noise occurring at both high and low frequencies.
Static phase error : Differential CPs were shown in section 4.3.2 to exhibit significant
reductions in mismatch current, which from section 2.3.1, results in reduced static phase
error. Therefore, one metric for analysing the static phase error performance of a CP is
by examining its mismatch current.
The mismatch currents of the differential CP were analysed (similar to that for the
differential CP of Fig. 4.5) by plotting its respective UP and DN currents (IUP1 , IUP2 ,
IDN1 , IDN2) under steady state conditions over the CP output voltage swing specified in
Table 6.2. These are shown in Fig. 6.3 where the respective currents are seen to be almost
identical (i.e. IUP1 ≈ IUP2 and IDN1 ≈ IDN2), attributed primarily due to the excellent
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matching seen for UMCs 90nm CMOS process in section 4.3.2. The resulting mismatch
current is plotted in Fig. 6.4 which shows its worst-case values 2 (Worst case ∆icp), over
the CP output voltage swing using (4.13). This shows the mismatch current to be reduced
to negligible amounts, which in fact represents an improvement in its reduction by several
orders of magnitude over the CP of Fig. 4.5. The reasons for this improvement are due
to the large transistor dimensions used for the differential CP (see Table 6.2) and the use
of current steering, inherent to its architecture (see section 2.3.1). Therefore, from the
perspective of mismatch current reduction, the differential CP of Fig. 4.16 easily meets
the specified values for ∆icp in Table 6.2.
Recalling section 2.3.1, static phase error is also proportional to the length of time
mismatch current flows during steady state over one period of the reference frequency.
As such, another useful metric for analysing static phase error performance of a CP is by
examining the length of time mismatch current flows for. In section 2.3.1 it was shown
that for most CP architectures, this time duration is determined by the steady state pulse
duration to maintain the CP switches on such that the deadzone region of operation can
be eliminated. As such values are typically not much greater than one or two ns in practice
(eg. tpfd = 1ns for the fully differential PLL, see section 6.1.2), mismatch currents typically
are restricted to flow for small time durations over each period of the reference frequency.
However, the differential CP of Fig. 4.16 does not achieve this as it allows mismatch
current to flow over the entire reference period. The reason this occurs is because all the
switches (M6→M8) are realised using NMOS devices, any two of which will be on over
the entire period of the reference frequency. Specifically, when the reference signal goes
high, M6 and M7 will be on, whereas when it goes low, M5 and M8 will be on, thereby
2Plots the mismatches between IUP1 and IUP2 .
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enabling mismatch current to constantly flow during steady state.
Static phase error (φv) was modelled by (2.7) under the assumption that mismatch
current only flows for the steady state pulse duration (tpfd). Adapting it to model static
phase error when mismatch current flows over the entire period of the reference signal
during steady state, results in the following:
|φv| = 2pi∆icp
Icp
(6.1)
where mismatch current and CP nominal bias current are represented by ∆icp and Icp
respectively. Dividing this by (2.7) show it to increase static phase error by the following
factor:
|φvincrease | =
Tref
tpfd
(6.2)
where Tref represents one period of the reference frequency.
To show the potential significance of this increase, recall from Table 6.1 that the
reference frequency (fref ) for this PLL is set to 30MHz, thereby yielding Tref ≈ 33ns.
Given that tpfd = 1ns, this results in an increase in static phase error by approximately
a factor of 33 over a differential CP exhibiting identical mismatch currents, but that only
flow for the steady state pulse duration.
Given that the mismatch current for the differential CP of Fig. 4.16 was shown in
Fig. 6.4 to be negligible, this increase does not significantly contribute to the static phase
error of the fully differential PLL. Nevertheless, it should be noted as a limitation to the
circuit since, when designed in processes which don’t exhibit the same excellent matching
seen for UMCs 90nm CMOS process, resulting mismatch currents may not be as negligible,
whose contribution to static phase error will be significantly increased by (6.2). Therefore,
from the perspective of overall static phase error reduction, the differential CP of Fig. 4.16
can be potentially problematic.
Variation in CP current over its output voltage swing : Fig. 6.3 shows a variation in
CP current (Icp) over its output voltage swing (Vswingcp) to exist. Applying identical
notation as seen in Fig. 4.13 results in the current measurements shown in Table 6.8.
Inserting the relevant values from Table 6.8 into (4.14) and (4.15) yields Icp mismatches
over Vswingcp (∆icp,Vcp) for the UP and DN networks of 2.1% and 1% respectively. The
larger ∆icp,Vcp seen for the UP network occurs because its current defining transistors (M14
and M15 in Fig. 4.16) are directly connected to the output voltage, hence experiencing
the entire CP output voltage swing across them. Since the current defining transistors in
the DN network (M3 and M4 in Fig. 4.16) are effectively shielded by the CP switches
(M5 → M8) and the CMFB control transistors (M9 → M12), the entire CP output
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Fig. 4.13 Definition Simulated value (µA)
I1 IUPmax 50.48
I3 IUPmin 48.44
I4 IDNmax 50.03
I6 IDNmin 49.1
All quoted values are typical case i.e. taken from a standard process corner simulation
Table 6.8: Simulated values for IUP and IDN for the differential CP
voltage does not swing across them. As such, M14 and M15 become more susceptible to
channel length modulation effects than M3 and M4.3 Nevertheless, the worst case value
for ∆icp,Vcp of 2.1% is seen to be greater than that specified in Table 6.2, whose end effect
on loop bandwidth variation (∆K) will be discussed in section 6.5. Therefore, from the
perspective of Icp variation over the CP output voltage swing, the differential CP of Fig.
4.16 becomes questionable for lower technology nodes where limited voltage supplies often
prevent the use of stacking.
Overall, the analysis performed in this section show the differential CP of Fig. 4.16
to easily achieve the large specified output voltage swings, exhibit excellent reduction of
common-mode noise effects whilst reducing mismatch current to negligible amounts. The
disadvantages of the circuit however are that it allows the resulting mismatch current to
constantly flow during steady state, where its variation in CP current over the output
voltage swing is potentially inferior to other CP architectures. However, given that its
advantages far outweigh its losses, this differential CP was decided in the early design
phases to be employed as the differential CP in the fully differential PLL.
6.3 Transformed Differential LF
The transformed differential LF used in the final PLL of this thesis was identical to that
analysed in section 4.4.2 and shown in Fig. 4.23, where the procedure used to design it is
outlined in Appendix B2. In fact, as the LF was designed to meet a phase margin of 50◦
(see Table 6.3), its resulting component values and corresponding silicon area requirements
are identical to those seen for the transformed differential LF described in Table 4.7. For
reference, the LF component values are re-stated in Table 6.9.
3The differential CP of Fig. 4.5 exhibited superior values for ∆icp,Vcp as it employs stacking to a
greater extent than the CP of Fig. 4.16.
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LF R1 AR1 C1 AC1 C2 AC2 ALF Component
architecture (kΩ) (µm2) (pF) (mm2) (pF) (mm2) (mm2) count
Differential 36.56 26.76 113.42 0.06 19.6 0.01 ≈ 0.07 4
Table 6.9: Transformed differential LF requirements
To verify the specified phase margin in Table 6.3 was met, the open loop response of
the fully differential PLL, employing the LF dimensions of Table 6.9, is plotted in Fig. 6.5.
This plot was obtained using various values specified for the PLL in Tables 6.1, 6.3, 6.4
and 6.7, which clearly shows a phase margin of 50◦ to be achieved.
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Fig. 6.5: Open-loop response for the final PLL of this thesis
6.3.1 Performance Analysis
The main advantages of employing the transformed differential LF were shown in
section 4.4.3 to be reduced silicon area and component requirements. As such, these,
and its behaviour over process and temperature variation (for on-chip implementation)
will be the metrics used to assess the performance of the transformed differential LF in
Fig. 4.23.
Silicon area requirements: Given that the transformed differential LF used in the
fully differential PLL was identical to that described in section 4.4.3, its silicon area
requirements (≈ 0.07 mm2) were shown in Table 4.7 to be approximately half that for the
single-ended LF of Fig. 2.24, attributed to its reduced capacitance requirements. As a
result, it becomes more feasible to on-chip implementation hence realising the advantages
discussed in section 4.4.1.
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Component count : Similar to the above, Table 4.7 showed the transformed differential LF
to require two less components over the conventional differential LF of Fig. 4.21, and only
one additional component (a resistor) over the single-ended LF of Fig. 2.24. As explained
in section 4.4.2, this is attractive to off-chip LF implementation with the transformed
differential LF requiring less PCB effort to be realised than the differential LF of Fig. 4.21.
On-chip component variation: Due to its reduced silicon area requirements, the trans-
formed differential LF was simulated in the fully differential PLL as an on-chip LF
using polysilicon resistors and metal-insulator-metal (MIM) capacitors. In doing so, the
variation of these components from their nominal values over process and temperature
must be simulated. This is shown in Figs. 6.6 and 6.7 which plot the values of R1 and C1
4
for the LF of Fig. 4.23 over process and temperature variation, for UMCs 90nm CMOS
process. Specifically this entailed simulating R1 and C1 at three temperatures (-40
◦, 27◦
and 125◦) over three process corners (MAX, MIN and TYP (i.e. typical)) resulting in the
nine simulation corners shown.
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Fig. 6.6: ∆R1
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Fig. 6.7: ∆C1
The corresponding resistance and capacitance values at each corner plotted above are
shown in Table 6.10. From this, C1 can be seen to exhibit a worst case variation over
temperature of 0.46%, occurring at the MAX process corner. The worst case variation of
R1 over temperature is then shown to be 1.3% occurring equally over all process corners.
This indicates that the polysilicon in UMCs 90nm CMOS process exhibits a slightly larger
temperature co-efficient that the silicon dioxide used as the dielectric within the MIM
capacitors. Nevertheless, these temperature variations are insignificant in comparison to
the process variations, which for C1 and R1 are seen to be ≈ 30% and ≈ 34% respectively.
4C2 is not plotted over process and temperature variation as, assuming it is laid out close to C1, its
variations will be almost identical to those seen for C1
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Simulation Temperature Resistor R1 Capacitor C1
corner (◦) model (kΩ) model (pF)
1 -40 TYP 36.48 TYP 113.55
2 -40 MAX 42.8 MAX 130.6
3 -40 MIN 30.4 MIN 96.5
4 27 TYP 36.56 TYP 113.45
5 27 MAX 42.89 MAX 130.48
6 27 MIN 30.47 MIN 96.42
7 125 TYP 36.96 TYP 113.3
8 125 MAX 43.36 MAX 130
9 125 MIN 30.8 MIN 96.29
Table 6.10: Simulated values for R1 and C1 over process and temperature
Due to the small temperature co-efficients previously discussed, these variations are then
more or less equal over all temperatures. In total then, the resulting variations in C1 and
R1 over process and temperature are shown to be ≈ 30% and ≈ 35% respectively.
Given these large variations, the obvious question to ask is what effect will they have
on overall PLL performance. Stability was introduced in section 2.6 where it was stated
to be the most important design criterion for a PLL, quantifiable by the PLLs phase
margin (PM). For a third-order type 2 PLL employing a passive lag-lead LF, its PM
was shown in (2.43) to completely determine the ratio of the LF capacitance’s C1/C2.
Thinking of this another way, by re-working (2.43) to the form shown in (6.3), PM can
be viewed as being completely determined by the ratio of C2/C1 as follows:
PM = sin−1
(
1
1 + 2 (C2/C1)
)
(6.3)
Therefore, provided C1 and C2 are realised using the same physical devices (MIM
capacitors for example) and are laid out close to each other, their resulting variations over
process and temperature will be very similar (i.e. their PVT variations will be localised).
As such, the ratio of C2/C1 will not significantly change over process and temperature
thereby yielding insignificant variations in PM . Therefore from a stability point of view,
variation of the LF components over process and temperature is not an issue, implying
the specified PM in Table 6.3 will be maintained over such variations.
Loop bandwidth (K) was introduced in section 2.7 as the most important design
parameter of a PLL, where section 2.7.4 detailed the many issues arising from its
variation (∆K). For a third-order type 2 PLL employing a passive lag-lead LF, its loop
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bandwidth was shown in (2.42) and (2.44) to be approximately independent on LF
capacitance’s, provided the ratio of C1/C2 is sufficiently large. Similar to the previous
argument on stability, provided both C1 and C2 are realised using the same physical
devices and are laid out close to each other, the ratio C1/C2 will not significantly vary
over process and temperature variation. Therefore, assuming this ratio was large enough
in the first place to ensure K is independent on C2 and C1, this independence will be held
over process and temperature variation. As such, variations in the LF capacitance’s over
process and temperature will also not significantly contribute to ∆K.
Loop bandwidth (K) for a third-order type 2 PLL employing a passive lag-lead LF
was shown in (2.44) to be directly proportional to the LF resistor (R1) and so varies
linearly with R1 (see (5.1)). However, since K is also directly proportional to charge-
pump current (Icp), as explained in section 5.1, provided the current defining resistor for
Icp (RIcp) is realised using the same physical device as R1 and laid out close to it, the
effect of variations in R1 over process and temperature on K will be effectively cancelled
by inverse variations in Icp.
5 As such, variations in the LF resistor over process and
temperature will also not significantly contribute to ∆K.
Finally, section 2.8 introduced noise as being the second most important design
criterion for a PLL (next to stability). Given that variations in the LF components
over process and temperature do not significantly contribute to variations in loop
bandwidth (∆K), noise contributions due to ∆K (see sections 2.7.4 and 2.8.3) will be
insignificant. However, the same cannot be said for noise contributions from R1 alone as
any increases in it leads to direct increases in its associated thermal noise (see (4.32)).
As variations in R1 over process and temperature of ≈ 35% were observed, R1 and
hence its thermal noise can potentially increase by 17.5% over process and temperature
variation. This represents the only major issue with LF component variation over process
and temperature, which becomes particularly prevalent in differential LFs as they employ
two resistors (see Figs. 4.21 and 4.23). Therefore, for the transformed differential LF used
in the final PLL of this thesis, its overall contributions to thermal noise can potentially
increase by 2 x 17.5% (i.e. 35%) over process and temperature variation. Therefore, from
the point of view of low noise operation, variation of the LFs resistor(s) presents a major
issue, whose effect is doubled using a differential LF. As suggested in section 4.4.2, this
issue can be addressed by increasing Icp such that R in (4.32) is reduced (see Table B.2 in
Appendix B1) hence generating less thermal noise. However, as this results in increased
overall power, capacitance and hence silicon area requirements, a more effective solution
should be research, potentially through the use of a dual path filter described in [87].
5This shows the importance in charge-pump biasing as, had it not been correctly achieved, the resulting
variations in R1 by ≈ 35% could have resulted in variations in K by the same amount.
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Overall, the analysis performed in this section show the transformed differential LF of
Fig. 4.23 to achieve the specified phase margin using significantly less silicon area than
its conventional differential counterpart, over which it requires two less components to be
implemented. When implemented on-chip, provided the relevant components of the LF are
realised using the same physical devices and laid out close to each other, their variations
over process and temperature were shown to induce negligible effects on stability and loop
bandwidth variation. The disadvantage of the circuit however is that the increased thermal
noise it exhibits due to the additional resistor required over its single-ended counterpart
(see section 4.4.2), experiences further increases over process and temperature variation.
However, given that a differential CP was used in the final PLL of this thesis (to realise the
advantages discussed in section 6.4.2), a differential LF was always necessary, where due to
the advantages over its conventional differential counterpart, the transformed differential
LF of Fig. 4.23 was employed as the differential LF in the fully differential PLL.
6.4 Differentially Tuned VCO
The VCO used in the final PLL of this thesis was based on the PVT robust hybrid topology
of Fig. 3.37, employing the modified symmetrical varactor configuration of Fig. 4.35 to
maximise its common-mode rejection ratio (see Table 4.9). To achieve a large tuning range
with low KV CO values (and hence improved phase noise), the VCO employed sub-banding
(see section 5.2), achieved using a switched varactor array (SVA) to reduce KV CO band
to band variation (see section 5.3). The resulting VCO was identical to that analysed in
section 5.4 and shown in Fig. 5.14, where the design procedure used for it is outlined in
Appendix B3.
6.4.1 Component Descriptions for the Differentially Tuned VCO
The various components of the VCO are described in Tables 6.11 → 6.15. Table 6.11
describes the biasing transistors of the VCO (i.e. M1 → M4 in Fig. 5.14), in terms of
their models, dimensions and DC operating points at a standard process corner. This
shows the differential cross-coupled pair (M3, M4) to be realised with RF NMOS devices.
These are simply NMOS devices which sit in their own specific p-well, separated from
the p-substrate by a buried deep n-well. The reason for this is it isolates the devices from
substrate noise thereby achieving superior noise performance over standard NMOS devices.
Although such devices do require additional area over their standard counterparts, their
use for sensitive transistors such as the high frequency switching cross-coupled differential
pair, is generally advised.
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Transistor reference M1, M2 M3, M4
Transistor model PMOS RF NMOS
W (µm) 16.6 4
L (µm) 1 0.08
Vgs (V) -0.5 0.5
Vds (V) -0.5 0.5
Vt (V) -0.12 0.25
Vov (V) -0.38 0.25
Region of
Saturation
a
Saturation
a
operation
a Small-signal operation.
Table 6.11: Biasing transistor descriptions for the differentially tuned VCO
Table 6.12 then describes the varactors used in the VCO tank in terms of the model
used, dimensions and capacitance (C) at a standard corner, for an applied sine wave of
4.8GHz and control voltage (Vctrl) of 0.5V.
Varactor model wf (µm) lf (µm) nf C (fF)
Diode 2 10 16 60
Table 6.12: Tank varactor descriptions for the differentially tuned VCO
In Table 6.12, the widths and lengths of the varactors fingers are represented as wf and
lf respectively, with the number of fingers used being represented by nf. It should be
noted that the dimensions of Table 6.12 resulted from various parametric sweeps, where
they were seen to achieve an optimum quality factor of 117 for the complete varactor
configuration. Due to their small capacitance values, the varactors dominate the overall
capacitive characteristics of the tank which, for Vctrl = 0.5V, measured a total capacitance
of 110fF under the application of a 4.8GHz sine wave at a standard process corner.
Table 6.13 describes the biasing components of the varactor configuration with
reference to Fig. 4.35, in terms of the physical devices used and their corresponding
dimensions. The resulting capacitance (Cs) and resistance (Rb) values at a standard
process corner are also provided, which for the capacitors was obtained under the
application of a 4.8GHz sine wave.
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Cs Cs WCs LCs Rb Rb WRb LRb
device (fF) (µm) (µm) device (kΩ) (µm) (µm)
MIM 160 9 9 Polysilicon ≈ 1 1 10
Table 6.13: Tank biasing component descriptions for the differentially tuned VCO
In Table 6.13, the widths and lengths of Cs are represented by WCs and LCs respectively,
with those for Rb being represented by WRb and LRb respectively.
As described in section 4.5.4, the VCO employed a hollow spiral differential inductor
whose dimensions were chosen to optimise its quality factor. A maximum quality factor
of 19.4 for an applied 4.8GHz sine wave, was shown to be achieved in Fig. 3.29 with the
dimensions provided in Table 3.3. These are re-stated in Table 6.14 for reference, along
with the resulting inductance (L) and quality factor (QL), obtained at a standard process
corner for an applied 4.8GHz sine wave.6
Inductor model w (µm) s (µm) nt od (µm) QL L (nH)
Differential
3.5 2.9 5 136 19.4 4.4
hollow spiral
Table 6.14: Inductor descriptions for the differentially tuned VCO
In Table 6.14, the widths of the metal conductors, corresponding spacings, number of
metal turns and outer diameter are represented by w, s, nt and od respectively. The large
dimensions of the inductor should be observed from Table 6.14 which, as will be shown in
section 6.4.2, dominated the overall area requirements of the VCO.
As previously stated, the VCO was identical to that analysed in section 5.4 and so
split the tuning range into 16 sub-bands using an SVA consisting of 15 branches. Identical
transistors were employed within each branch which are described in Table 6.15 with
reference to Fig. 5.13, in terms of their models, dimensions and DC operating points at
a standard process corner. This shows devices M1 and M2 to be made wide and short.
This is to increase the parallel resistance of the branch (Rpbr , see section 5.2.2), with
their widths being limited by the resulting parasitic capacitance’s of the branch (Cparbr).
Similarly, Table 6.15 shows M3 → M6 to be made narrow (employing the minimum
allowable widths for UMCs 90nm CMOS process) to reduce Cparbr , with their lengths
increased so as to optimise Rpbr (see Fig. 5.6).
6It should be noted the inductor characteristics are the least susceptible to PVT variation in a VCO.
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Transistor reference M1, M2 M3→M6
Transistor model NMOS PMOS
W (µm) 5 0.12
L (µm) 0.08 0.3
Vgs (V) 1
a ≈ - 0.5 b
Vds (V) ≈ 0 a ≈ 0 b
Vt (V) 0.3 -0.18
Vov (V) 0.82 -0.32
Region of
Linear
a
Linear
b
operation
a When the branch is switched on.
b When the branch is switched off.
Table 6.15: SVA transistor descriptions for the differentially tuned VCO
Identical resistors to those described in Table 6.13 were used in each branch of the
SVA. The ac-coupling capacitors used were then realised as MIM devices whose widths
and lengths were maintained constant at 5µm each. The required capacitance’s from (5.17)
and (5.20), to realise the specified tuning range whilst significantly reducing KV CO band
to band variation (∆KV CObtb), were then obtained by varying the dimensions of the diode
varactors within each branch as appropriate.
In addition to the components discussed, an MIM capacitor was placed at the drain
of M2 to somewhat suppress flicker noise effects (see section 3.8), which required a total
area of 20µm2. The VCO also included an artificially introduced capacitance to account
for parasitic capacitance’s introduced during layout (routing, substrate and coupling
capacitance’s) which, for a similar VCO architecture laid out using UMCs 90nm CMOS
process, were shown to total up to ≈ 400fF.
6.4.2 Performance Analysis
The primary metric used to analyse the performance of any VCO is its tuning range. In
addition to this, other important metrics are phase noise, power and area consumption,
and particularly relevant to this thesis, KV CO variation. As such, all of the above will be
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used to assess the performance of the VCO of Fig. 5.14.
Tuning range: As previously stated, the VCO used in the fully differential PLL was
identical to that analysed in section 5.4, whose tuning characteristics were shown in
Fig. 5.15. From this, the VCO was shown to operate over a frequency range from
4.35GHz to 5.5GHz (i.e 23%), thereby satisfying the tuning range requirements of
Tables 6.1 and 6.4.
Phase noise: The simulated phase noise performance of the VCO was plotted in Fig. 5.19
(along with that for a comparative VCO), with specific measurements being made at
1 MHz offset from the carrier frequency. The simulated phase noise performance of the
VCO alone is plotted in Fig. 6.8.
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Fig. 6.8: Simulated phase noise performance of the VCO
As can be seen from Fig. 6.8, phase noise measurements were taken at 3 MHz offset
from the carrier frequency to assess if the phase noise specifications of Table 6.4 have been
met. From this, we can see a phase noise of -125dBc/Hz at 3MHz offset to be achieved,
thereby exceeding the specified value of -119dBc/Hz in Table 6.4, by 6dB.
Power consumption: The power consumption of the entire VCO was shown in Table 5.2
to be 850µW (IV CO = 800µA), which from Table 5.3, was seen to be significantly less
than previously reported values for similar VCOs. Therefore, from the perspective of the
statement to reduce power consumption as much as possible in Table 6.4, the VCO proves
an attractive solution.
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Area requirements: The overall area requirements for the VCO were 0.018 mm2. Table 6.16
shows an ordered breakdown of this area in terms of the area requirements for the various
components of the VCO, discussed in section 6.4.1.
VCO Component Area (µm2)
Inductor 14,526 (0.0145 mm2)
SVA 2145
Tank varactor configuration a 1356
Flicker noise
20
suppression capacitor
Biasing transistors 16.92
Total area 18,064 (0.018 mm2)
a Includes the biasing components (Rb and Cs)
Table 6.16: Ordered breakdown of the overall VCO area requirements
Table 6.16 shows the inductor to dominate the overall area requirements of the VCO,
where it accounts for ≈ 80% of the total VCO area. As suggested in Table 3.1, this
represents one of the main disadvantages with on-chip inductors and hence LC-tanks in
general. For off-chip inductors, the issue is simply dealt with by wrapping the metal
conductors around a magnetic core to confine their magnetic fields, such that the required
inductance can be achieved using smaller areas. However, realising such a solution in
silicon has, up to this point in writing, not been achieved in research, thereby making
on-chip inductors amongst the most area hungry components (in addition to the LF
capacitors, see Table 6.9) of a PLL. Therefore, the statement to reduce area as much
as possible in Table 6.4, has not been sufficiently met due to the physical limitations
imposed by modern day fabrication processes.
CMRR: As previously stated, the VCO used in the fully differential PLL was identical to
that analysed in section 5.4, where it was shown to achieve a CMRR of 22.5dB, thereby
easily meeting the specified value in Table 6.4.
KV CO variation: In chapter 5, two sources of KV CO variation were shown to exist: in-
band (∆KV COinb) and band-to-band (∆KV CObtb) variation. As shown in section 5.3, the
use of an SVA significantly reduces ∆KV CObtb , with Table 5.1 showing it to be reduced
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to ± 4.6% for the concerned VCO.
The use of diode varactors then somewhat reduced ∆KV COinb due to their higher
linearity over AMOS varactors, seen for UMCs 90nm CMOS process in section 3.4.3.
Nevertheless ∆KV COinb still remains prevalent, measuring an average variation across
each band at a standard process corner of ≈ ± 25%. Given the significant reductions in
∆KV CObtb shown to be achievable with an SVA, as will be shown in section 6.5, ∆KV COinb
thus becomes the primary contributing factor to loop bandwidth variation (∆K).
Section 3.9 stated KV CO variation to represent one of the primary challenges facing
VCO (and hence PLL) design today. Given the significant reduction seen for ∆KV CObtb ,
we can now restate this by specifying the reduction of KV COinb to be one of the primary
challenges facing VCO (and hence PLL) design today. Apart from the use of diode
varactors, no further measures were taken to reduce KV COinb in the VCO for the final
PLL of this thesis. The recently reported distributed varactor biasing technique in [88]
was however investigated, where it was shown to yield promising results, albeit at the
cost of increased power consumption and reduced tuning range. Further research should
therefore be invested into this promising technique to realise its full potential/optimisation.
6.4.3 Digital Calibration
As explained in section 5.2.1, the branches of a switched capacitor or switched varactor
array are selectable via a thermometer encoded digital word n − 1 bits long, where n
represents the number of sub-bands. The selection of the required branch to achieve a
specific frequency of operation requires digital calibration which locates the correct sub-
band of operation by either:
1. Measuring the VCO frequency (fV CO) for a desired control voltage.
2. Measuring the VCO control voltage (Vctrl) when the PLL is in lock.
In [26] approach 1 is taken by initially switching out the PLL loop, clamping Vctrl to
Vdd/2, and comparing counts of the periods for fV CO with those for the input reference
frequency (fref ) using a separate calibration loop. Through this, fV CO can be assessed to
be within a specified frequency window determined (apriori) by the desired frequency of
operation and the frequency range covered by a sub-band. The advantage of this approach
is that it is predominantly digital and thus more suited to lower technology nodes, with
its main disadvantage being long calibration times due to the large number of counts
required in the comparison process. An improvement to this is reported in [89], where
the time taken to perform the required number of counts is reduced through up-sampling,
thereby leading to shorter calibration times. In [90] approach 2 is used where Vctrl is
monitored for a given input reference frequency (fref ) to see if it lies within a voltage
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window determined by the CP output voltage swing (see Fig. 4.12). The disadvantage
of this approach is it relies heavily on the matching between two PLL loops thus making
it less suited to lower technology nodes where device mismatch increases [12], [14]. In
addition, the PLL loop must settle each time an adjustment is made to the calibration
word before Vctrl can be measured, leading to long calibration times. An improvement to
this approach is presented in [91] where only one loop is employed thus removing errors
arising from mismatches between loops and reducing area. Nevertheless, the PLL loop
still needs time to settle before each measurement of Vctrl, leading to similar prolonged
calibration times. In addition, both [90] and [91] employ comparators for Vctrl monitoring
leading to concerns regarding offset voltages for lower technology nodes. An alternative
approach is presented in [92] where fV CO is monitored by directly converting signal periods
into voltages, thereby eliminating the need of waiting for loop settling times or long counts
in the comparison process. The advantage of this is fast calibration (< 4 µs) with the
disadvantage being the complex circuitry needed to achieve it. The resulting circuitry is
area and power consuming, places heavy demands on matching and employs comparators,
making it less suited to low power applications fabricated in lower technology nodes.
Therefore, due to its simplicity and applicability to lower technology nodes, the
technique described in [26] was applied in the fully differential PLL. The operation of
this technique is shown in Fig. 6.9 where the VCO output frequency (fV CO) is plotted in
the top subplot with its corresponding value (fV CO/N),
7 when divided down by the integer
value of N = 160 (see section 6.1.6), plotted in the bottom subplot. In addition, since the
technique locates the correct sub-band with reference to the input reference frequency,
fref is also plotted in the bottom subplot where it can be seen to remain constant at
28.57MHz. Immediately obvious from this plot is the digital nature of the technique in
locating the correct sub-band.
In the simulation of Fig. 6.9, the normal PLL loop was initially switched out with the
calibration loop being switched in and VCO set to the bottom sub-band (i.e ”calWord”
in Fig. 5.14 was set to ”11 ... 1”). As can be seen, this produced a frequency of 4.3GHz
which, when divided down by N = 160, produced a frequency of 26.87MHz (i.e. 1.7MHz
below fref ). As a result, the counting process determined the bottom sub-band to operate
over too low a frequency range, thereby moving operation up to the next sub-band. As
explained in section 5.2.1, this is achieved by switching out one branch of the array,
digitally achieved by decrementing the calibration word (”calWord” in Fig. 5.14) to
”11 ... 10”. As can be seen in Fig. 6.9, this produces a step-like increase in fV CO to
4.37GHz thereby producing a corresponding step-like increase in fV CO/N to 27.3MHz.
Similar to before, the counting process determined the second from bottom sub-band to
7In Fig. 6.9, fV CO can be seen to be exhibit glitches (i.e. appear as non-constant). This is not
representative of actual circuit behaviour and is due to an anomaly at the switching transients of the
synthesized feedback divider in the ADMS mixed mode simulator used to perform the simulation.
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Fig. 6.9: VCO digital calibration simulation
also operate over too low a frequency range thereby moving operation up to the next sub-
band. This process continued until the digital calibration technique moved operation up
to the sub-band fifth from the bottom to produce an output frequency of 4.56GHz which,
when divided down, produced a frequency of 28.5MHz (i.e. 70kHz below fref ). Since this
difference between fref and fV CO/N is easily covered by the frequency range of a sub-
band, the digital calibration technique, using apriori knowledge of the frequency range
for a sub-band, determined the correct sub-band to now be located, hence switching out
the calibration loop to allow normal PLL operation to proceed. Under normal operation
then, the PLL will adjust Vctrl as appropriate to reduce the difference between fref and
fV CO/N to within the limitations of the occurring static phase offset (see section 2.3.1).
As previously mentioned, the main disadvantage with the employed digital calibration
technique is the large number of counts required in the comparison process. The reason for
these large counts is to minimise errors arising from initial phase uncertainties between
fref and fV CO/N , where the length of the count determines the accuracy of the final
measurement (or decision). For example: if 1% frequency accuracy is required, then
at least 100 counts are required. This accuracy specification was adopted for the final
VCO of this thesis which, from Fig. 6.9 can be seen to take ≈ 3.5µs to make each
decision/adjustment, leading to a worst case calibration time of ≈ 56µs (i.e. 16 x 3.5µs).
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As this calibration time is in addition to PLL locking time, it greatly adds to the overall
settling time of the loop and so may not be optimum for frequency hopping systems such
as those used in WCDMA technologies.
6.5 Loop Bandwidth Variation
Given the emphasis placed on loop bandwidth variation (∆K) in this thesis, it is
appropriate at this stage to assess the performance of the fully differential PLL in terms
of ∆K.
The various factors contributing to loop bandwidth variation (∆K) were shown in (5.1),
which are re-stated here for reference:
∆K =
∆Icp∆KV CO∆R1
2pi∆N
Firstly, ∆K can be seen to be inversely proportional to the feedback divider ratio (N).
However, as explained in section 5.1, provided the charge-pump current (Icp) is made
a function of N (i.e. Icp(N)), any changes in N will be counteracted by corresponding
changes in Icp, such that no net change to ∆K will occur. As such, this source of ∆K can
be ignored in the analysis.
Secondly, ∆K can be seen to be directly proportional to the LF resistor (R1). Given
that the LF was simulated as an on-chip LF, as shown in section 6.3.1, R1 can experience up
to 35% variation over process and temperature. If unaccounted for, this would contribute
to ∆K by the same amount. However, as explained in sections 5.1 and 6.3.1, provided the
current defining resistor for Icp (RIcp) is realised using the same physical device as R1 and
laid out close to it, the net contributions to ∆K will be negligible. As such, this source of
∆K can also be ignored in the analysis.
Thirdly, ∆K can be seen to be directly proportional to Icp. Following from the previous
discussion (and section 5.1), variations in Icp due to variations in its current defining
resistor (RIcp) will have negligible effect on ∆K. As such, this source of ∆Icp can be
ignored in the analysis, leaving the variation of Icp across the CP output voltage swing
(∆icp,Vcp ) as the primary contributor to ∆Icp. From section 6.4.2, a worst case value for
∆icp,Vcp of 2.1% was shown to result, leading to a corresponding variation in K. As such,
out of ∆N , ∆Icp and ∆R1, ∆K = 2.1%.
This value does however significantly increase when we take into account the final
contributor to ∆K, and that is ∆KV CO. As shown in chapter 5, the two contributing
factors to ∆KV CO are in-band KV CO variation (KV COinb) and band to band KV CO
variation (∆KV CObtb). In section 5.4, the use of a switched varactor array (SVA) was
shown to achieve significant reductions in ∆KV CObtb down to ± 4.6%. In other words,
∆KV CObtb = 9.2% resulting in a total ∆K (including ∆N , ∆Icp, ∆R1 and ∆KV CObtb)
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of 11.3%. Apart from the use of diode varactors however (see section 3.4.3), no further
measures were taken to reduce ∆KV COinb which, as stated in section 6.4.2, resulted in
∆KV COinb ≈ ±25%. In other words, ∆KV COinb ≈ 50% resulting in an overall ∆K
of ≈ 61.3%.
Although this is a large value, it is important to note that, without the use of an SVA
to reduce ∆KV CObtb , the resulting overall ∆K would (using the values in Table 5.2) have
almost doubled at 112%.8 This illustrates two points. Firstly it illustrates the need for
∆KV CObtb reduction to significantly reduce ∆K. Secondly it illustrates the extent of the
problem of reducing ∆K since, even with the significant reductions achieved in ∆KV CObtb ,
resulting values for ∆K were still above 60%. Therefore as discussed in section 6.4.2, to
gain further reductions in ∆K, its remaining principal contributing factor ∆KV COinb must
also be addressed.9
The total loop bandwidth variation (∆K) and its contributing factors for the fully
differential PLL are thus summarised in Table 6.17.
Parameter Variation (%)
∆K ≈ 61.3
Contributing parameters
∆Icp 2.1
∆KV CObtb 9.2
∆KV COinb ≈ 50
Table 6.17: ∆K and its contributing parameters for the final PLL of this thesis
6.6 PLL Locking Performance
By connecting together all the blocks thus far discussed in this chapter (using Fig. 2.1 as
a blueprint) the fully differential PLL is realised, whose detailed schematic will be shown
in Fig. 6.12. The general operation of such a PLL was summarised in Table 4.8 with
reference to the CP outputs (CP−, CP+), the differential tuning inputs (V −ctrl, V
+
ctrl) and
the reference (φref ) and feedback (φfb) signals. Therefore, to verify the fully differential
PLL follows this general operation, its behaviour with respect to each of these inputs
and outputs is plotted in Fig. 6.10. Due to the abstract nature of the phase of a signal
however, the difference in phases at the inputs to the PFD were plotted, as opposed to
the individual phases themselves. This entails plotting the input phase error (φe), defined
8Actual ∆K would be even larger than 112% as, reducing ∆KV CObtb also slightly reduces ∆KV COinb .
9The recently reported technique in [88] shows some potential at reducing ∆KV COinb .
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for the purposes of this simulation as:
φe = φref − φfb (6.4)
In addition, due to the discrete nature of the CP outputs (see Table 2.1), the respective
widths of the CP output pulses are plotted as opposed to their individual discrete values.
Finally, since the function of a PLL is to lock onto both the phase and frequency of an
input reference signal, the input reference (fref ) and feedback (fV CO/N) frequencies are
also plotted.
For the simulation, the input reference frequency (fref ) was set to 30.12MHz using a
pulsed voltage source.10 The VCO frequency (fV CO) was then set to ≈ 4.83GHz such that,
when divided down by the integer feedback ratio (N) of 160 (see section 6.1.6), a feedback
frequency (fV CO/N) of 30.18MHz resulted. In other words, at time t1 ≈ 0s for the
simulation, fV CO/N was greater than fref by 60kHz, resulting in an input phase error (φe)
of magnitude 220ps. It should be noted that the seemingly small initial frequency
offset (fe = fV CO/N − fref ) of 60kHz (<< ∆ωp) was chosen to reduce simulation time.
For PLL system level simulations, the combination of high frequency VCO signals with
low frequency loop bandwidths typically result in long simulation times. Therefore as is
commonly done, the PLL was initially set up close to lock to reduce pull in times such
that the overall functionality of the loop could be verified in a reasonable simulation time
frame. This, coupled with the relatively large loop bandwidth (K) of 1MHz (see Table 6.1),
resulted in a simulation time for the plot of Fig. 6.10 of ≈ 2 days.
Following from sections 2.2.2 and 2.3, when out of lock, the PFD can be viewed
as a frequency detector, changing its behaviour more and more to that of a phase
detector as the reference and feedback frequencies approach each other. Therefore,
since a frequency offset (fe) of 60kHz occurs at time t1, the PFD initially behaves as
a frequency detector seeking to reduce fV CO/N such that it equals fref . As per Fig. 5.7,
this is achieved by proportionally decreasing the differential tuning voltage (Vd), which
from (4.33) is achievable by proportionally increasing V −ctrl (achieved by increasing CP
−)
and proportionally decreasing V +ctrl (achieved by decreasing CP
+). This behaviour can be
seen in Fig. 6.10 where, at t2 = 0.2µs, V
−
ctrl has increased to 0.55V (achieved by increasing
CP− to 1.29ns) and V +ctrl has decreased to 0.46V (achieved by decreasing CP
+ to 1ns11).
As a result, by virtue of (4.33) Vd now becomes -0.09V to reduce fV CO slightly such that
fref = fV CO/N .
However, this reduction in fV CO/N resulted in an increase in φe, which from Fig. 6.10
10In practice fref is derived from an external crystal oscillator. However, for simulation purposes a
pulsed voltage source can be used without any loss in generality.
11The minimum CP output pulse width is determined by the PFD propagation time (tpfd). As this was
synthesised at 1ns (see section 6.1.2), the minimum CP output pulse width thus remains exactly constant
at 1ns throughout the entire simulation.
181
CHAPTER 6. SIMULATIONS FOR THE FINAL PLL OF THIS THESIS
0
0.
5
1
1.
5
2
2.
5
3
−
20
00
20
0
40
0
Ti
m
e 
(µs
)
φ
e
 (ps)
0
0.
5
1
1.
5
2
2.
5
3
30
.0
8
30
.1
30
.1
2
30
.1
4
30
.1
6
30
.1
8
Ti
m
e 
(µs
)
f (MHz)
 
 
f V
CO
/N
f re
f
0
0.
5
1
1.
5
2
2.
5
3
1
1.
2
1.
4
1.
6
1.
8
Ti
m
e 
(µs
)
CP pulse width (ns)
 
 
CP
+
CP
−
0
0.
5
1
1.
5
2
2.
5
3
0.
1
0.
2
0.
3
0.
4
0.
5
0.
6
Ti
m
e 
(µs
)
V
ctrl
 (V)
 
 
V c
trl+
V c
trl
−
t 1
φ e 
 
=
 −
22
0p
s
f e 
 
=
 0
t 2
φ e 
 
=
 −
28
4p
s
t 3
φ e 
=
 0
f e 
 
=
 −
30
kH
z
f e 
=
 6
0k
Hz
t 4
f e 
 
=
 0
φ e 
 
=
 4
50
ps
t 5
φ e 
 
=
 3
75
ps
f e 
 
=
 0
t 6
φ e 
 
=
 3
40
ps
f e 
 
=
 0
F
ig
.
6
.1
0
:
L
o
ck
in
g
si
m
u
la
ti
on
of
th
e
fu
ll
y
d
iff
er
en
ti
a
l
P
L
L
182
CHAPTER 6. SIMULATIONS FOR THE FINAL PLL OF THIS THESIS
can be seen to have increased in magnitude to 284ps at time t2. Specifically, φe = -284ps,
which from (6.4) implies φref lags φfb by 284ps. At this point the PFD (behaving now
as a phase detector) seeks to reduce this error, which from Table 4.8 is achievable by
decreasing V −ctrl (achieved by decreasing CP
−) and increasing V +ctrl (achieved by increasing
CP+). This behaviour can be seen in Fig. 6.10 where, at time t3 = 0.53µs, V
−
ctrl has
decreased to 0.51V (achieved by decreasing CP− to ≈ 1ns) and V +ctrl has increased to
0.5V (interestingly CP+ shows no change12) to yield φe = 0.
However, this reduction in φe has resulted in a slight decrease in fV CO/N , which from
Fig. 6.10 can be seen to have decreased to 30.09MHz at time t3, hence introducing a
frequency offset (fe) of -30kHz. To reduce this offset, the PFD reverts to behaving as
a frequency detector by decreasing and increasing CP− and CP+ respectively such that
fV CO/N is proportionally increased. This behaviour can be seen in Fig. 6.10 where, at
t4 = 1.3µs, CP
− has remained at its minimum value (1ns) with CP+ increasing to 1.45ns
to yield fref = fV CO/N .
The resulting static phase error from this action can be seen to be +450ps, implying
from (6.4) that φref leads φfb by this amount. Once again the PFD reverts to behaving
as a phase detector where, as per Table 4.8, it increases V −ctrl and decreases V
+
ctrl to reduce
this phase error. At time t5 = 2µs, V
−
ctrl and V
+
ctrl can be seen to be 0.56V and 0.44V
respectively with φe = 375ps. Waiting a further 1µs (i.e. t6 = 3µs) shows φe to have
changed little with it now equal to 340ps. Given that fe has remained at zero, with V
−
ctrl
and V +ctrl hardly changing in the time period from t4 → t5, we can thus deduce the fully
differential PLL at this point to have obtained lock, where φe = 340ps represents the static
phase error (φv). As per section 2.3.1, this will prevent the PLL ever achieving φe = 0
hence resulting in reference spurs in the PLL output frequency spectrum.13
The behaviour of the fully differential PLL at each of the time points described above
is neatly summarised in Table 6.18 with respect to φe and fe.
Time point t1 t2 t3 t4 t5 t6
φe (ps) -220 -284 0 +450 +375 +340
fe (kHz) 60 0 30 0 0 0
Table 6.18: Summarised locking behaviour of the fully differential PLL
Table 6.18 shows the PLL to engage in a sort of ”cat and mouse” procedure regarding
the reduction of φe and fe, causing the PFD to alternate its behaviour between that of
12It is impossible for changes in Vctrl to occur without corresponding changes in the CP outputs. This
therefore implies an anomaly in the ADMS mixed mode simulator used to perform the simulation.
13The reference spurs for the fully differential PLL could not be analysed as such spurs are only
observable using a spectrum analyser placed at the output of a fabricated PLL. Since the fully differential
PLL was not realised in silicon, such analysis is not possible.
183
CHAPTER 6. SIMULATIONS FOR THE FINAL PLL OF THIS THESIS
a phase detector and frequency detector (as described above). In addition to this, Table
6.18 also shows the PLL to finally obtain lock once fe ≈ 0 and φe has been reduced to its
minimum value, which as shown is limited by the occurring static phase error.
The most important observation to make from the analysis of this section is that the
loop did lock onto the input reference signal. In addition to this, once it locked onto
the signal, which can be seen to have occurred at ≈ 2.5µs in Fig. 6.10, the PLL can be
seen to maintain lock (i.e. fe remains at 0) thereby verifying its tracking capability once
locked. All this was shown very rigorously in Fig. 6.10. However as a summarising view
of the locking and tracking capabilities of the fully differential PLL, Fig. 6.11 plots only
the input reference (fref ) and feedback (fV CO/N) frequencies (extracted from Fig. 6.10)
against simulation time.
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Fig. 6.11: fV CO/N locking onto fref
6.7 Summary and Achievements of this Chapter
This chapter was written with one goal in mind - to detail the achievements and
performance of the fully differential PLL and verify its overall functionality. In doing
so this chapter effectively documents the performance of the fully differential PLL which
was designed for this thesis, in a manner similar to that of a datasheet such as [22] or [21].
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Specifications for the PLL were supplied in section 6.1 which defined a high perfor-
mance PLL applicable to the highly popular 2.4GHz - 2.5GHz ISM bands, particularly
focusing on Bluetooth applications.
Following from this, the fully differential was broken down block by block with each
of the analog blocks (i.e. the CP, LF and VCO) being thoroughly detailed and their
performance assessed with reference to relevant criteria. Through this, the various
advantages to be gained with employing a fully differential PLL (discussed and shown
in chapters 4 and 5) were verified. For the differential CP these were verified in section 6.2
to be:
• Dramatic reduction of common-mode noise.
• Dramatic reduction in mismatch current.
• Doubled output voltage swing.
For the differentially transformed LF these were verified in section 6.3 to be:
• Reduction in silicon area requirements by approximately a factor of two.
For the differentially tuned VCO these were verified in section 6.4 to be:
• Eliminates the need for a differential amplifier between the differential LF and VCO.
Section 6.4 also showed the advantages to be gained from a applying the proposed
sub-banded VCO architecture. Specifically these were:
• Achieve a wide output frequency range with low KV CO requirements.
• Dramatic reduction in band-to-band KV CO variation over a conventional sub-banded
VCO.
Overall, this enabled the resulting PLL cover the highly popular 2.4GHz - 2.5GHz ISM
bands with low phase noise performance (exceeding Bluetooth phase noise specifications
by 6dB), whilst offering reductions in loop bandwidth variation by a factor of ≈ 2 in
comparison with a PLL using a VCO employing a conventional switched capacitor array
(SCA). The functionality of the resulting PLL was then verified in section 6.6.
Most importantly, this chapter verified the two primary contributions of this thesis.
These are as follows:
1. Fully differential PLLs were shown to achieve low noise operation without heavily
relying on additional power, whilst consuming less silicon area over conventional
PLLs and proving themselves suitable for operation in low technology nodes with
reduced voltage supplies.
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2. The use of the proposed switched varactor array (SVA) over a conventional switched
capacitor array (SCA) was shown to achieve a reduction in loop bandwidth variation
by a factor of ≈ 2 without the requirement for additional power, in addition to
offering a 1dB improvement in phase noise performance.
Upon completing this chapter, the reader should be convinced that the fully differential
PLL of this thesis verifies all the concepts presented in preceding chapters, which it brings
together to realise a functional phase-locked loop. Therefore to conclude the chapter,
Table 6.19 summarises the fully differential PLL and its performance.
Process UMCs 1P90M 90nm bulk CMOS
Vdd 1 V
PLL architecture CP-PLL
PLL Type Type 2
PLL Order Third-order
fref 30MHz
foutmax 5.2GHz
a
foutmin 4.4GHz
a
foutmid 4.8GHz
a
PM 50◦
ts ≈ 60µs b
∆K 61.3%
Power consumption 1.02mW c
Noise -125dBc/Hz @ 3MHz offset d
Area ≈ 0.09mm2
a Divide by two to cover the highly popular 2.4GHz - 2.5GHz ISM bands.
b Based on the lock time from Fig. 6.10 and the worst case calibration time from section 6.4.3.
c With reference only to the analog blocks (CP, LF and VCO).
d Taken from VCO noise simulations.
Table 6.19: Performance and summary of the fully differential PLL
A complete block diagram of the PLL is presented in Fig. 6.12. Similiar to Fig. 4.42,
this gives a block level view of the differential CP and differentially tuned VCO (underlying
schematics are referenced inside the blocks) whilst presenting a component level view of
the transformed differential LF. The VCO can be seen to employ a switched varactor array
(SVA) which, as discussed in section 5.3.3, requires a differential amplifier to convert the
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differential LF outputs to single-ended form for control of each branch in the array. As
discussed in section 5.2.1, the correct branch of the array must be digitally selected thereby
creating the need for a calibration loop, shown at block level in Fig. 6.12. The operation
of such a loop was described in section 6.4.3 where it was stated to be used only when
locating the correct branch of the SVA. This therefore necessitates the inclusion of a lock
detect circuit [15] (shown at block level in Fig. 6.12), whose function is to switch the loop
in when locating the correct branch, switching it out once the correct branch has been
located. In addition to this, similar to Fig. 4.42, a feedback divider (/N) and PFD are
included at block level as these were synthesised using VHDL in the final design, where
a buffer is placed at the VCO outputs to make it independent on loading conditions, in
addition to enabling the PLL output signal be used elsewhere on the IC or off-chip.
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CHAPTER 7
Conclusion and Future Work
7.1 Concluding Remarks
The frequency synthesizer (within a wireless transceiver) is the cornerstone of wireless
technology. As stated in chapter 1, the typical implementation for a frequency synthesizer
is with a PLL - the core focus of this thesis. Although an excellent implementation for a
synthesizer, PLLs do however exhibit various weaknesses, some of which were identified in
the fundamental discussions of chapters 2 and 3. Specifically, the weaknesses of the PLL
in relation to wireless technology were addressed in this thesis which showed/achieved the
following:
1. This thesis detailed conclusively the advantages to be gained from employing a fully
differential PLL. Going through each of the differential blocks in a fully differential
PLL, these are the following:
(a) Differential CP (section 4.3):
• Doubled output voltage swing over a single-ended CP. This makes differen-
tial CPs well suited to low noise operation, wideband operation and lower
technology nodes with reduced voltage supplies.
• Provides the capability to dramatically reduce common-mode noise. This
makes differential CPs well suited for use in complex SOCs where such
noise can be prevalent.
• Achieves significant reductions in mismatch current over single-ended CPs.
Measured reductions were shown to be by three orders of magnitude over
single-ended CPs. This leads to significant reductions in static phase offset
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and hence reference spurs which can severely degrade the spectral purity
of the output frequency spectrum.
(b) Differential LF (section 4.4):
• Reduced silicon area requirements by a factor of ≈ 2 over single-ended
LFs. This makes differential LFs more feasible to on-chip implementation
leading to various advantages, most notably reductions in project time and
cost.
(c) Differentially tuned VCO (section 4.5):
• Eliminates the need for a differential to single-ended amplifier at the
differential LF outputs, leading to savings in noise and power, in addition
to reductions in project time and cost.
2. This thesis also proposed a sub-banded VCO architecture which achieves significant
reductions in loop bandwidth variation. This was achieved using the proposed
architecture of chapter 5 which, in addition to satisfying simultaneous requirements
for large tuning ranges and low phase noise, achieved significant reductions in KV CO
band-to-band variation. The specific advantages to be gained from the proposed
architecture over a conventional sub-banded architecture are as follows:
• Reductions in loop bandwidth variation by a factor of ≈ 2. This makes
the resulting PLL more stable, improves its noise performance in addition to
maintaining acquisition ranges and times close to their specified values.
• No additional increase in power consumption. The proposed architecture thus
remains attractive to low power wireless applications.
• Reductions in phase noise by 2dB. The proposed architecture thus becomes
more attractive to low noise operation.
Collectively, all these efforts make the resulting, fully differential PLL with reduced
loop bandwidth variation, well suited for implementation as the frequency synthesizer
within wireless transceivers embedded on complex SOCs, fabricated in low technology
nodes. As such transceivers will become more and more commonplace with the increase in
functionality of our everyday wireless devices, the resulting PLL effectively addresses many
forthcoming issues which may be encountered in next generation wireless products. As
such, it becomes a suitable candidate for the frequency synthesizer of choice in tomorrow’s
wireless world.
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7.2 Future Work
Although much was achieved in this thesis, more can be achieved with the following
possibilities for future work.
1. Differential LF : The differential LF was shown in section 4.4.3 to achieve reductions
in silicon area requirements by a factor of ≈ 2 over a single-ended LF. Nevertheless,
from Table 6.19 it can be still seen to dominate overall area requirements for the PLL.
Further reductions in LF area could therefore be possibly achieved by investigating
the dual path method, reported in [87], with respect to differential LFs.
2. Varactor non-linearity : Varactor non-linearity was discussed in section 3.4.3 where
section 5.1 showed it to result in a form of KV CO variation, known as in-band
variation (∆KV COinb). Given that KV CO band-to-band variation was significantly
reduced with the proposed VCO architecture of chapter 5, ∆KV COinb becomes the
prevalent source of loop bandwidth variation, with Table 6.17 showing it to account
for ≈ 50% of the total variation. As such, the reduction of ∆KV COinb , achievable by
reducing varactor non-linearity, is an obvious choice for future work. An additional
benefit from such work would be an improvement in CMRRs for differentially tuned
VCOs which, as stated in section 4.5.4, can be as much as ≈ 50dB less than those
achievable with their differential to single ended amplifier alternatives. The reason
for these relatively low CMRRs (≈ 30dB) is due to asymmetries between the non-
linear curves of the anti-parallel varactor configurations. Linearising these curves
would almost certainly improve their corresponding symmetries, leading to direct
improvements in CMRRs.
The recently reported technique in [88] shows some promise at reducing varactor
non-linearity, albeit at the cost of increased power consumption and reduced tuning
range. This therefore should be investigated, with respect to differentially tuned
VCOs, to assess the possible reductions in loop bandwidth variation and increases
in CMRR.
3. Differentially tuned switched varactor array : Section 5.5.1 detailed the issues with
achieving a differentially tuned switched varactor array, with section 5.5.2 discussing
the failed attempts to overcome such issues. As discussed in section 5.3.3, the failure
to realise a differentially tuned switched varactor array necessitates the inclusion of
a differential amplifier to convert the differential LF outputs to single-ended form for
control of each branch in the array. Converting the branches to differential control
would eliminate the need for such an amplifier leading to various savings in addition
to realising the full differential potential of the switched varactor array (SVA). As
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such, an important progression on the SVA would be this conversion to differential
control.
4. On-chip inductor : Improvements in on-chip inductors is an active area of research
and is included here for completion on possible improvements to PLLs in general.
In a nutshell, on-chip inductors are too big and too lossy. Nevertheless, they are
required to avoid any discrete components in realising a fully monolithic VCO. In
the early days of IC development, on-chip inductors with practical inductance values
were simply too large to be used. In fact it wasn’t until the early 1990’s [40], [41]
that improvements in lithography made possible the fabrication of practical on-
chip inductors. Further advances in fabrication technology (namely interconnect
material and chemical mechanical polishing - CMP) then brought initial quality
factors from ≈ 5 up to ≈ 15, with this working reporting a very high quality factor
of 19.4. Nevertheless, the inductor still dominates the overall area requirements of
a VCO (Table 6.16 shows it to account for ≈ 80% of the total VCO area), with its
various loss mechanisms discussed in section 3.5 resulting in large power requirements
to sustain oscillation in a VCO.
Although the area and loss of an on-chip inductor does reduce with decreasing
technology nodes, it still remains a bottleneck (particularly in relation to power
consumption) for PLL design. As such, active research relating to the optimisation
of on-chip inductors should be continued so as to make them more consistent with
current trends in wireless technology.
7.3 Summary of this Chapter
This chapter concludes the entire thesis where it summarises the achievements/contributions
of the thesis in addition to outlining future relevant work pertaining to PLL research.
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A.1 Derivation of the Transfer Function for a PFD-CP
The on time for the CP switches (tsw) over one period of the input reference signal is:
tsw =
φe
ωref
(A.1)
where the input phase error (rads) and frequency of the reference signal (rads/s) are
represented by φe and ωref respectively. Since ωref = 2pifref , where fref = 1/Tref , ωref
can be redefined as ωref = (2pi)/Tref . Following from this, (A.1) can be redefined as:
tsw =
φeTref
2pi
(A.2)
When the CP switches are on, the CP output current (Iout) is:
Iout = Icptsw (A.3)
where Icp represents the CP source or sink current. Inserting (A.2) into (A.3) yields:
Iout = Icp
φeTref
2pi
(A.4)
Assuming the input signals are periodic where K < 10ωref , (A.4) represents an averaged
output over many cycles of the input reference signal (i.e. a time invariant output).
Assuming the PLL is close to lock with −2pi < φe > 2pi, the PFD-CP can be treated as a
linear block whose overall transfer function becomes:
HPFD−CP (s) =
Icp
2pi
(A.5)
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A.2 Derivation of the Transfer Function for a VCO
In order to obtain its transfer function, it is necessary to express the VCO in terms of its
output phase. Recalling that the output of a VCO (in the frequency domain) is:
ωvco(t) = ωa +KV CO Vctrl(t) (A.6)
and the general definition for the phase of a signal (φ(t)) is:
φ(t) =
∫
ω(t) + φ0 (A.7)
the output phase of a VCO can be defined as:
φV CO(t) =
∫
(ωa +KV CO Vctrl(t))dt+ φ0 (A.8)
Given that φ0 represents the initial output phase of the VCO, it is of little interest and so
can be left out to yield:
φV CO(t) =
∫
(ωa +KV CO Vctrl(t))dt (A.9)
Assuming KV CO to be linear, it can be brought outside the integral to yield:
φV CO(t) = KV CO
∫
(ωa + Vctrl(t))dt (A.10)
Taking the Laplace Transform of both sides yields:
ΦV CO(s) = KV CO
Vctrl(s)
s
(A.11)
Following from (A.11), the transfer function for a VCO becomes:
HV CO(s) =
KV CO
s
(A.12)
A.3 Derivation of the Open-Loop Transfer Function for a
PLL
Assume the LTI model of a PLL is cut at point x, as indicated in Fig. A.1. This makes
the PLL ”open-loop”, whose transfer function follows as:
Hol(s) = HPFD−CP (s) HLF (s) HV CO(s) HFB(s) (A.13)
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HPFD-CP (s) HLF(s) HVCO(s)
HFB(s)
ᶲref ᶲout+
+
-
x
Fig. A.1: LTI model of a PLL
A.4 Derivation of the Closed-Loop Transfer Function for a
PLL
The generic model for a negative feedback system is shown in Fig. A.2.
G(s)ᶲi (s) ᶲout (s)+
+
-
HFB(s)
ᶲfb (s)
Fig. A.2: Generic model of a negative feedback system
where the input, output and feedback signals are represented as φi(s), φout(s) and φfb(s)
respectively, with the transfer functions of the feedback network and the forward path
being represented as HFB(s) and G(s) respectively.
Following from Fig. A.2, the output signal (φout(s)) can be represented as:
φout(s) = (φi(s)− φfb(s))G(s) (A.14)
From Fig. A.2, the feedback signal can be redefined as:
φfb(s) = φout(s)HFB(s) (A.15)
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Inserting (A.15) into (A.14) yields:
φout(s) = (φi(s)− φout(s)HFB(s))G(s)
= φi(s)G(s)− φout(s)HFB(s)G(s) (A.16)
Re-arranging (A.16) yields:
φout(s) + φout(s)HFB(s)G(s) = φi(s)G(s)
φout(s)(1 +HFB(s)G(s)) = φi(s)G(s) (A.17)
Following from (A.17), the general closed-loop transfer function for a negative feedback
system becomes:
Hcl(s) =
G(s)
1 +HFB(s)G(s)
(A.18)
which from Appendix A.3 can be restated as:
Hcl(s) =
G(s)
1 +Hol(s)
(A.19)
A.5 Derivation of the Transfer Function for a Second-Order,
Passive Lag-Lead LF
Two equivalent impedance representations of a second-order, passive lag-lead LF are shown
in Figs. A.3 and A.4.
ZLF Vout
Iin
Fig. A.3: LF equivalent impedance
Vout
Iin
ZC2
ZC1
ZR1
Fig. A.4: LF impedance components
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Viewing Fig. A.3, Vout can be expressed as:
Vout = IinZLF (A.20)
thereby proving the LF to be a linear system, thus enabling the function (HLF (z)) to be
defined as follows:
HLF (z) = ZLF =
Vout
Iin
(A.21)
Viewing Fig. A.4, ZLF can be expressed as follows:
ZLF = (ZR1 + ZC1)||ZC2 (A.22)
=
(ZR1ZC2) + (ZC1ZC2)
ZR1 + ZC1 + ZC2
(A.23)
where ZR1 = R1, ZC1 = 1/(jωC1) and ZC2 = 1/(jωC2). Inserting (A.23) into (A.21), and
replacing each of the impedance components with their corresponding frequency equivalent
expressions yields:
HLF (jω) =
(R1/jωC2) + ((1/(jωC1)) (1/(jωC2)))
R1 + (1/(jωC1)) + (1/(jωC2))
(A.24)
Converting (A.24) to the s-domain (where s = jω for an undampened sinusoid) thus yields
the transfer function:
HLF (s) =
(R1/sC2) + ((1/(sC1)) (1/(sC2)))
R1 + (1/(sC1)) + (1/(sC2))
(A.25)
which after some simplifying algebra reduces to:
HLF (s) =
(C1R1)s+ 1
(C2C1R1)s2 + (C1 + C2)s
(A.26)
A.6 Derivation of the Loop Bandwidth for a Second-Order,
Type 2 PLL with Passive Lag-Lead LF
The general transfer function for the above described PLL was defined in (2.36) which,
when divided through by its dc gain H(0) yields:
H(s)/H(0) =
2ζωns+ ω
2
n
s2 + 2ζωns+ ω2n
(A.27)
Assuming ω =
√
2ωn, then:
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s = jω = j
√
2ωn (A.28)
Inserting (A.28) into (A.27) and performing some additional algebra thus yields:
H(j
√
2ωn)/H(0) =
ω2n + j(2
√
2ω2nζ)
−ω2n + j(2
√
2ω2nζ)
(A.29)
Dividing the numerator and denominator of (A.29) by ω2n then yields:
H(j
√
2ωn)/H(0) =
1 + j(2
√
2ζ)
−1 + j(2√2ζ) (A.30)
The magnitude of (A.30) in dB is:
20 · log(|H(j
√
2ωn)/H(0)|) = 20 · log

√
12 + (j(2
√
2ζ))2√
(−1)2 + (j(2√2ζ))2
 (A.31)
= 20 · log(1)
= 0dB
thereby proving that when ω =
√
2ωn, 20 · log(|H(s)/H(0)|) = 0dB. Following from this
we can state:
ωx =
√
2 ωn = K (A.32)
A.7 Dependance of C1/C2 on PM
Reworking (2.28), the capacitor C1 of a LF can be expressed as:
C1 =
1
R1ωz1
(A.33)
Recalling (2.33) and noting that ωx = K, (A.33) can be expressed as:
C1 =
k
R1K
(A.34)
Reworking (2.30), the capacitor C2 of a LF can be expressed as:
C2 =
C1
C1R1ωp2 − 1
(A.35)
Inserting (A.34) into (A.35) thus yields:
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C2 =
k
R1K
kωp2
K − 1
(A.36)
Recalling (2.32) and noting that ωx = K, (A.36) can be expressed as:
C2 =
k
KR1(k2 − 1) (A.37)
Putting (A.34) over (A.37) and simplifying yields:
C1
C2
= k2 − 1 (A.38)
Inserting (2.34) into (A.38) and simplifying then yields:
C1
C2
=
2sin(PM)
1− sin(PM) (A.39)
for PM < 90◦.
A.8 Derivation of the Transfer Function for an Ideal LC-
Tank
Two equivalent impedance representations of an ideal LC-Tank are shown in Figs. A.5
and A.6.
ZTank V
I
Fig. A.5: LC-tank equivalent impedance
ZC V
I
ZL
Fig. A.6: LC-tank impedance components
Viewing Fig. A.5, V can be expressed as:
V = IZTank (A.40)
thereby enabling the function (H(z)) to be defined as follows:
H(z) = ZTank =
V
I
(A.41)
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Viewing Fig. A.6, ZTank can be expressed as follows:
ZTank = ZL||ZC (A.42)
=
ZLZC
ZL + ZC
(A.43)
where ZL = (jωL) and ZC = 1/(jωC). Inserting (A.43) into (A.41), and replacing each
of the impedance components with their corresponding frequency equivalent expressions
yields:
H(jω) =
(jωL)(1/(jωC))
(jωL) + (1/(jωC)
(A.44)
Converting (A.44) to the s-domain (where s = jω for an undampened sinusoid) thus yields
the transfer function:
H(s) =
(sL)(1/(sC))
(sL) + (1/(sC)
(A.45)
which after some simplifying algebra reduces to:
H(s) =
Ls
LCs2 + 1
(A.46)
A.9 Derivation of the Transfer Function for an LC-Tank
Two equivalent impedance representations of an LC-Tank are shown in Figs. A.7 and A.8.
ZTank V
I
Fig. A.7: LC-tank equivalent impedance
ZC V
I
ZR
ZL
Fig. A.8: LC-tank impedance components
Viewing Fig. A.7, V can be expressed as:
V = IZTank (A.47)
thereby enabling the function (H(z)) to be defined as follows:
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H(z) = ZTank =
V
I
(A.48)
Viewing Fig. A.8, ZTank can be expressed as follows:
ZTank = (ZL + ZR)||ZC (A.49)
=
(ZL + ZR)ZC
ZL + ZR + ZC
(A.50)
where ZL = (jωL), ZC = 1/(jωC) and ZR = R. Inserting (A.50) into (A.48), and
replacing each of the impedance components with their corresponding frequency equivalent
expressions yields:
H(jω) =
((jωL) +R)(1/(jωC))
(jωL) +R+ (1/(jωC))
(A.51)
Converting (A.51) to the s-domain (where s = jω for an undampened sinusoid) thus yields
the transfer function:
H(s) =
((sL) +R)(1/(sC))
(sL) +R+ (1/(sC))
(A.52)
which after some simplifying algebra reduces to:
H(s) =
Ls+Rs
LCs2 + +sRsC + 1
(A.53)
A.10 Derivation of the Transfer Function for the Parallel
Representation of an LC-Tank
The equivalent impedance representation of an LC-Tank is shown in Fig. A.9 with it
parallel equivalent impedance shown in Fig. A.10.
ZTank V
I
Fig. A.9: LC-tank equivalent impedance
ZCp V
I
ZLp ZRp
Fig. A.10: LC-tank impedance components
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Viewing Fig. A.9, V can be expressed as:
V = IZTank (A.54)
thereby enabling the function (H(z)) to be defined as follows:
H(z) = ZTank =
V
I
(A.55)
Viewing Fig. A.10, ZTank can be expressed as follows:
ZTank = ZLp ||ZRp ||ZCp (A.56)
where ZLp = (jωLp), ZCp = 1/(jωCp) and ZRp = Rp. As solving (A.56) directly becomes
quite cumbersome, a much more succinct approach is through viewing the tank in terms
of its admittance (YTank), thereby enabling the following:
YTank = ((1/ZLp) + (1/ZRp) + (1/ZCp)) (A.57)
Replacing each of the impedance components with their corresponding frequency equiva-
lent expressions, and performing some simplifying algebra yields:
YTank =
((jω)2LpRpCp) + (jωLp) +Rp
jωLpRp
(A.58)
Since ZTank = 1/YTank, by taking the inverse of (A.58), ZTank, and hence H(jω), become:
H(jω) = ZTank =
jωLpRp
((jω)2LpRpCp) + (jωLp) +Rp
(A.59)
Converting (A.59) to the s-domain (where s = jω for an undampened sinusoid) then yields
the transfer function:
H(s) =
LRps
LRpCs2 + Ls+ 1
(A.60)
A.11 Dependance of TR on Cmax/Cmin
Tuning range (TR) is defined as:
TR(%) =
2(fmax − fmin)
fmax + fmin
· 100 (A.61)
where fmax = 1/(2pi
√
LCmin) and fmin = 1/(2pi
√
LCmax). Inserting these expressions for
fmax and fmin back into (A.61) thus yields:
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TR(%) =
2((1/(2pi
√
LCmin))− (1/(2pi
√
LCmax)))
(1/(2pi
√
LCmin)) + (1/(2pi
√
LCmax))
· 100 (A.62)
Simplifying (A.62) through cumbersome algebra (which will not be repeated here) thus
results in:
TR(%) = 2
√
Cmax/Cmin + 1− 2
√
Cmax/Cmin
Cmax/Cmin + 1 + 2
√
Cmax/Cmin
· 100 (A.63)
A.12 Dependance of the Output Voltage from the Sensing
Network
The voltage across R2 in Fig. 4.17 is defined as:
Vout − VCP− = IR2 (A.64)
Assuming first that VCP+ > VCP− :
I =
VCP+ − VCP−
R1 +R2
(A.65)
Substituting (A.65) into (A.64) yields:
Vout − VCP− =
(
VCP+ − VCP−
R1 +R2
)
R2 (A.66)
Following from (A.66), Vout can be expressed as:
Vout =
(
VCP+ − VCP−
R1 +R2
)
R2 + VCP− (A.67)
=
(R2VCP+) + (R1VCP−)
R1 +R2
(A.68)
Equation (A.69) also holds for the case where VCP+ < VCP− , which when R1 = R2 reduces
to:
Vout =
VCP+ + VCP−
2
(A.69)
A.13 Derivation of the Average KV CO for a Sub-banded
VCO
By definition (and ignoring KV CO variation), the required KV CO to achieve a specific
frequency range (∆F ), when employing no sub-banding, is defined as:
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KV CO =
∆F
Vswingcp
(A.70)
When employing sub-banding, the specified frequency range (∆F ) will be split into n
sub-bands, thereby (ignoring KV CO variation) requiring the following KV CO for each sub-
band:
KV CO =
∆F
nVswingcp
(A.71)
To account for x% of overlap (OV%) between sub-bands, KV CO in effect needs to be
increased by OV thereby yielding the following required KV CO for each sub-band (ignoring
KV CO variation):
KV CO =
∆F
nVswingcp
(1 +OV ) (A.72)
A.14 Reduction in Parallel Resistance due to a Switched
Capacitor Array (SCA)
The total parallel resistance of a sub-banded VCO can be de-composed as follows:
Rp = Rptank ||RpSCA
=
Rptank
1 +
Rptank
RpSCA
(A.73)
Given that without the use of an SCA, Rp = Rptank , the use of an SCA can be seen from
(A.73) to reduce Rp by (1/(1 + (RptankRpSCA))), or equivalently by the factor XSCA as
follows:
XSCA =
RpSCA
RpSCA +RpTank
(A.74)
A.15 Reduction in Tuning Range due to Parasitic Capaci-
tance
Following from (A.61), tuning range (TR) can defined as:
TR =
2∆F
fmax + fmin
(A.75)
where ∆F = fmax − fmin.
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In [81], a change in capacitance (∆C) was shown to reduce ∆F by approximately a
factor of ∆C
√
∆C. Given that such a chance in capacitance can also be shown to reduce
VCO frequency by a factor of
√
∆C, the overall tuning range (TR) thus reduces as follows:
TR =
1/(∆C
√
∆C)
1/∆C
= 1/∆C (A.76)
A.16 Derivation of Csw
The required capacitance to move VCO operation down one sub-band can be most easily
derived with reference to the two adjacent sub-bands illustrated in Fig. A.11.
fmax(i)
fmax(i+1)
Sub-band i
Sub-band i+1
fmin(i)
fmin(i+1)
Fig. A.11: Ideal illustration of two adjacent sub-bands
Following from (3.3), fmaxi and fmax(i+1) in Fig. A.11 can be expressed as:
fmaxi =
1
2pi
√
L(Cmini + Cpar)
(A.77)
fmax(i+1) =
1
2pi
√
L(Cmin(i+1) + Cpar)
(A.78)
where Cpar represents a lumped sum of parasitic capacitance’s.
Following from (A.77) and (A.78), Cmini and Cmin(i+1) can be respectively expressed
as:
Cmini =
1
(2pifmaxi)
2L
− Cpar (A.79)
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Cmin(i+1) =
1
(2pifmax(i+1))
2L
− Cpar (A.80)
Given that Csw represents the required capacitance to move VCO operation from
sub-band i down to sub-band (i+ 1) in Fig A.11, it can be defined as follows:
Csw = Cmin(i+1) − Cmini (A.81)
Substituting (A.79) and (A.80) into (A.81), and performing the necessary algebra, yields:
Csw =
((
fmaxi
(fmaxi−fmin1 )OV +fmini
)2 − 1)
L(2pifmaxi)
2
(A.82)
A.17 Reduction in Tuning Range (TR) due to KV CO Band-
to-band Variation (∆KV CObtb)
Following from (A.75), TR can be defined as:
TR =
2∆F
2fmax −∆F (A.83)
Given that ∆F reduces by ∆KV CObtb due to KV CO band-to-band variation, it follows that
TR reduces to:
TR =
2∆F/∆KV CObtb
2fmax − (∆F/∆KV CObtb)
(A.84)
A.18 Dependance of Percentage Overlap (OV ) on KV CO and
Sub-band Spacing Resolution (fres)
Referring back to Fig. A.11, OV can be defined as follows:
OV =
fmaxi+1 − fmini
fmaxi−fmini
(A.85)
where fmaxi+1 is defined as:
fmaxi+1 = fmaxi − fresi (A.86)
where fresi represents the frequency resolution between the i
th and (i+ 1)th sub-bands.
Substituting (A.86) into (A.85) yields:
OV =
fmaxi − fresi − fmini
fmaxi−fmini
(A.87)
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Letting ∆fi represent fmaxi − fmini , (A.87) can now be expressed as:
OV =
∆fi − fresi
∆fi
= 1− fresi
∆fi
(A.88)
Letting ∆fi = KV COiVswingcp , (A.88) becomes:
OV = 1− fresi
KV COiVswingcp
(A.89)
from which it follows:
OV ∝ fres
KV CO
(A.90)
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B.1 Design Procedure for a Differential CP
The following is a design procedure for the differential CP of Fig. 4.20.
1. Define a table of specifications:
Parameter Recommendation
Vdd Determined by process technology
Power
Determined by end application
Consumption
Vbg
Typically is 1.262 V. Where
Vdd < 1.262 V, it must be specified
Vcm Set to Vdd/2 (see section 4.3.4)
Vcpmax Define as per (4.17)
Vcpmin Define as per (4.18)
Icp Dependant on various trade-offs
Table B.1: Table of specifications for a differential CP
As stated in Table B.1, the choice of Icp entails various trade-offs. These are
summarised in Table B.2.
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Parameter Icp too small Icp too large
Power consumption Low High
Noise High Low
LF capacitors Small Large
LF resistor Large Small
Table B.2: Parameters directly affected by Icp
2. Define Vcm:
This is achieved as follows:
Vcm = Vds1→4 + Vds5→8(on) + Vds9→12 (B.1)
= V dd+ Vds13→15 (B.2)
= V dd/2 (B.3)
Analysis of (B.1) and (B.2) shows an inherent mismatch between the UP and DN
currents to occur due to the differences in drain-source voltages across M1 → M4
and M13→M15. This difference is quantified in (B.4), which must be minimised.
∆Vds = Vds5→8(on) + Vds9→12 (B.4)
3. Calculate the aspect ratio for M1→M4 of the CP:
The aspect ratio for M1→M4 ((W/L)1→4) can be approximated as follows:1
(
W
L
)
1→4
=
2Icp
µnCoxV 2ov1→4
(B.5)
where Cox and µn are process dependant parameters representing the oxide
capacitance and electron mobilities of M1→M4 respectively.
The overdrive voltage of M1→M4 (Vov1→4) is found by re-working 4.18 as follows:
Vov1→4 = Vcpmin − Vds5→8(on)− Vds9→12 (B.6)
Initially insert guesstimated values for Vds5→8(on) and Vds9→12 at << Vds1→4 into
(B.6) to obtain a first cut approximation for (W/L)1→4. Then set L ≥ 10 · Lmin
1Assumes a parabolic behaviour of MOSFET drain current [86] which maintains reasonable accuracy
for long-channel devices typically used for current mirroring.
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(minimum channel length for the process technology used) to make M1→M4 more
resilient to channel length modulation effects. Using this, W is calculated as follows:
W = (10 · Lmin)(W/L) (B.7)
4. Calculate the aspect ratio for M13→M15 of the CP:
The aspect ratio for M13→M15 ((W/L)13→15) can be approximated as follows:1
(
W
L
)
13→15
=
2Icp
µpCoxV 2ov13→15
(B.8)
where µp represents the hole mobilities of M13→M15.
The overdrive voltage ofM13→M15 (Vov13→15) is found by re-working 4.17 as follows:
Vov13→15 = Vcpmax − V dd (B.9)
As before, set L ≥ 10 · Lmin and use to calculate W from (B.7). Adjust for
inaccuracies in the calculations then through simulation.
5. Calculate the aspect ratio for M5→M8 of the CP:
M5 → M8 should be made small to reduce charge injection and input gate
capacitance. They should not be made too small however as this will result in poor
matching, potentially increase sub-threshold leakage and result in large drain-source
voltages which increase mismatch current via (B.4). Therefore, the optimum value
for their aspect ratio ((W/L)5→8) is most practically found through simulation. Once
simulated, insert Vds5→8(on) back into (B.6) to obtain a more accurate approximation
for Vov1→4 .
6. Calculate the aspect ratio for M9→M12 of the CP:
M9 → M12 should exhibit drain-source voltages large enough to allow efficient
CMFB control, with the optimum value for their aspect ratio ((W/L)9→12) being
most practically found through simulation. Once simulated, insert Vds9→12 back into
(B.6) to obtain the correct calculation for Vov1→4 .
7. Calculate the aspect ratios for the differential amplifier:
The aspect ratios for the differential amplifier were found according to the procedure
detailed in [64] which will not be repeated here. The biasing current ICMFB should
be set as large as the specified power consumption allows with Cc being sized as per
(4.31) to achieve PM = 60◦ [64].
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B.2 Design Procedure for a Differential LF
The following is a design procedure for the differential LF of Fig. 4.23.
1. Define a table of specifications:
Parameter Recommendation
PM Set to 50◦, (see section 2.6.4)
Loop Bandwidth (K) Define as per section 2.7.4
Icp See Appendix B1
KV CO
Determined by the varactor
Cmax/Cmin ratio (see section 3.4)
Feedback integer (N) ωout/ωref
Table B.3: Table of specifications for a differential LF
In Table B.4, ωout represents the PLL nominal output frequency which is defined
based on the inductor characterisation (see section 3.5) and end application
requirements. The PLL reference frequency is then represented by ωref which is
determined by end application requirements.
2. Calculate R1 for a single-ended LF:
Rework the formula for loop bandwidth (K) in (2.44) as follows:
R1 =
2piNK
IcpKV CO
(B.10)
Inserting the specified values into (B.10) thus gives the required value for R1.
3. Calculate C1 for a single-ended LF:
Rework (2.28) to give the following expression for C1:
C1 =
1
R1ωz1
(B.11)
Inserting (2.33) into (B.11), and recalling from section 2.7.2 that ωx = K yields the
following expression for C1:
C1 =
k
R1K
(B.12)
Inserting the specified values into (B.12) thus gives the required value for C1.
211
APPENDIX B.
4. Calculate C2 for a single-ended LF:
Rework (2.30) to gives the following expression for C2:
C2 =
C1
(C1R1ωp2)− 1
(B.13)
Inserting (2.32) into (B.13), and recalling once again that ωx = K, yields the
following expression for C2:
C2 =
C1
(C1R1kK)− 1 (B.14)
Inserting the specified values into (B.14) thus gives the required value for C2.
5. Calculate C1 and C2 for a differential LF:
Transform the previously calculated values for C1 and C2 for use in a differential LF
via (4.34) and (4.35) as follows:
C1 = C1/2 (B.15)
C2 = C2/2 (B.16)
Note that R1, as calculated in (B.10), applies to a differential LF with the only
exception being that now two R1 resistors are required (see Fig. 4.23).
6. Calculate the area requirements of the LF:
Calculate the overall area requirements based on the values of C1 and C2 above.
Using the capacitance to area ratio for the process technology (KCA), this can be
approximated as:
ALF ≈ (C1 + C2)
KCA
(B.17)
Pending on the result from (B.17) and various other factors, an informed decision
as to whether to implement the LF on- or off-chip can be made.
B.3 Design Procedure for a Differentially Tuned VCO
The following is a design procedure for the differentially tuned VCO of Fig. 4.40.
1. Define a table of specifications:
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Parameter Recommendation
Centre frequency (fc) ωout, see Appendix B2
Tuning range (TR) Determined by end application
Icp See Appendix B1
KV CO See Appendix B2
Vswingcp See section 4.3.2
Vb Define as per (4.40)
L
Initially set to optimum value based on the
inductor characterisation in section 3.5.
Cpar
Introduced to account for layout parasitics.
Defined based on apriori layout knowledge
of VCOs for the process technology a
a Cpar for VCO laid out using UMCs 90nm CMOS process was found to be ≈ 4000fF.
Table B.4: Table of specifications for a differentially tuned VCO
2. Calculate maximum and minimum oscillation frequencies:
The maximum (fmax) and minimum (fmin) oscillation frequencies are determined
as follows:
fmax = fc + (fc(TR/2)) (B.18)
fmin = fc − (fc(TR/2)) (B.19)
3. Calculate initial values for Cmax and Cmin:
Initial values for Cmax and Cmin are determined by reworking (3.3) and inserting
the required values as follows:
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Cmax =
1
L((2pifmin)2)
− Cpar (B.20)
Cmin =
1
L((2pifmax)2)
− Cpar (B.21)
4. Calculate the theoretical Cmax, Cmin combinations over a range of values for L:
The initial Cmax, Cmin combination from (B.20) and (B.21) is often not physically
realisable. Therefore, all possible Cmax, Cmin combinations must be calculated for
various values of L. This is achieved by sweeping L over a range of practically
realisable inductance values and calculating the corresponding Cmax and Cmin values
for each value of L. Plotting Cmax/Cmin against Cmax−Cmin then produces a curve
containing all the theoretical Cmax, Cmin combinations over the range of L. An
example plot is shown in Fig. B.1.
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Fig. B.1: Theoretical Cmax, Cmin combinations over an applied inductance seep
The reason for plotting Cmax/Cmin against Cmax−Cmin will become apparent later.
5. Characterise the chosen varactor configuration:
Assuming the correct varactor configuration has been chosen based on discussions
in section 4.5.3, first characterise the configuration to achieve the highest quality
factor. Using the resulting varactor dimensions from this characterisation, next
vary the dimensions of the ac-coupling capacitors (Cs in Fig. 4.35), recording the
individual values for Cmax and Cmin for each dimensional variation of Cs.
2 Plotting
Cmax/Cmin against Cmax −Cmin this time then produces a curve containing all the
2The best approach in terms of layout is to vary the dimensions of Cs so as to maintain the same
aspect ratio (i.e. vary W and L by the same amount).
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physically realisable Cmax, Cmin combinations over the range of L. An example plot
is shown in Fig. B.2.
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Fig. B.2: Physically realisable Cmax, Cmin combinations for a varactor configuration
If necessary, repeat for multiple parallel connections of the varactor configuration
to produce multiple characterisation curves. This is recommended to obtain a good
general overview of all possible Cmax, Cmin combinations obtainable.
6. Find the theoretical Cmax, Cmin combination that is physically realisable:
Superimpose the curve containing all theoretical Cmax, Cmin combinations over the
applied inductance sweep, onto the characterisation curve(s) containing all physically
realisable Cmax, Cmin combinations. Where the two curves intersect is thus where
theory meets practise as this represents a Cmax, Cmin combination that achieves
the specified tuning range whilst being physically realisable. The beauty of this
intersection point is that it represents a unique Cmax, Cmin combination, only made
possible by the of plotting Cmax/Cmin against Cmax − Cmin.
An example plot is shown in Fig. B.3 which is simply the superposition of Fig. B.1
onto Fig. B.2.
The co-ordinates of the intersection point are then found using a numerical
algorithm [93], where back calculating enables the precise values for Cmax, Cmin,
L and W,L dimensions for Cs to be extracted.
This procedure is strongly advised as it enables a complete overview of the theoretical
and practical Cmax, Cmin combinations over the specified conditions. In addition,
it is seen to be a much faster approach to calculating the required Cmax and Cmin
values than simply attacking equations (B.20) and (B.21) via brute force.
7. Size the Inductor:
215
APPENDIX B.
5 10 15 20 25
1.04
1.06
1.08
1.1
1.12
1.14
1.16
1.18
Cmax − Cmin (fF)
Cm
ax
 / 
Cm
in
 
 
Practical
Theoretical
Fig. B.3: Theoretical and practical Cmax, Cmin combinations for a varactor configuration
Through simulation, size the inductor so as to achieve the extracted value for
L from step 6. Once found, record the inductors quality factor (QL) and series
resistance (Rs).
8. Approximate the required biasing necessary to sustain oscillation:
Using QL and Rs from step 7, calculate the parallel resistance of the LC-tank
(Rp) via (3.11). Apply the resulting Rp to (3.20) to calculate the minimum gmmin
requirements necessary to sustain oscillation. Using this value for gmmin , the required
bias current to sustain oscillation in the VCO (IV CO) can be loosely approximated
as follows:3
IV CO ≈ gmmin(Vgscc − Vtcc) (B.22)
where the gate source and threshold voltages for the cross-coupled differential pair
are represented by Vgscc and Vtcc respectively.
9. Calculate the aspect ratio for the differential cross-coupled pair:
Using the values for gmmin and IV CO from step 8, the aspect ratio for the differential
cross-coupled differential par ((W/L)cc)can be loosely approximated as follows:
1
(
W
L
)
cc
=
g2mmin
µnCoxIV CO
(B.23)
where Cox and µn represent the oxide capacitance and electron mobilities of the
cross-coupled differential pair. Due to the various approximations made to arrive at
3Provides very loose approximations as it assumes the differential cross-coupled pair are always in
saturation with a resulting parabolic drain current characteristic.
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this point, (B.23) can only serve as an initial guess for (W/L)cc. Its correct value will
need to be found through simulation for a drain-source voltage equal to the VCO
DC bias level (VDC) (see Fig. 4.40).
10. Approximate the aspect ratio for the biasing transistors:
Using the value for IV CO from step 8, the aspect ratio for the biasing transistors
((W/L)bias)can be approximated as follows:
1
(
W
L
)
bias
=
2IV CO
µpCoxVov2bias
(B.24)
where the overdrive voltage and hole mobilities of the biasing transistors are
represented as Vovbias and µp respectively. Once again due to various approximations,
(B.24) can only serve as an initial guess for (W/L)bias, with its correct value being
found through simulation for a drain-source voltage equal to the VCO DC bias level
(VDC) (see Fig. 4.40).
11. Find the boundary between the I- and V -limited regions of operation:
By adjusting IV CO and simulating the phase noise (PN) for each adjustment, find the
boundary between the I- and V -limited regions of operation, as shown in Fig. 3.33.
Once found, set the corresponding value for IV CO as the final value for the VCO
bias current.
B.4 Design Procedure for an SCA Branch
The following is a design procedure for the SCA branch of Fig. 5.5.
1. Calculate Csw:
Assuming equi-valued capacitors are employed in the SCA, calculate the required
switched capacitance’s from (5.9) using apriori knowledge of the percentage overlap
(OV ) and the maximum (fmax) and minimum (fmin) frequencies for the top VCO
band.
2. Calculate the aspect ratios for M1→M5:
In order to reduce losses (which will reduce Rpbr) without significantly contributing
to the overall parasitic capacitance of the branch (Cparbr), M1 should be made wide
and short with M2→M5 being made long and narrow. Based on these guidelines,
their exact dimensions can be found through simulations similar to that of Fig. 5.6.
3. Find a practically realisable Csw, Cparbr combination:
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Cparbr must be accounted for by adding it onto Csw thereby further increasing Cparbr ,
which must again be accounted for and so forth. A fast approach to obtaining a
practical Csw, Cparbr combination is through a characterisation similar to that used
in Appendix B3. First, plot Csw against (Csw + Cparbr) over a range of values for
Cparbr . This represents the practical Csw, Cparbr combinations for which an example
plot is shown in Fig. B.4.
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Fig. B.4: Theoretical Csw, Cparbr
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Fig. B.5: Practical Csw, Cparbr
Next characterise the branch by varying one of the capacitor dimensions. Plot
the resulting on capacitance’s (Csw) against off capacitance’s (Cparbr) to give the
practical Csw, Cparbr combinations. An example plot is shown in Fig. B.5.
Superimpose both plots on top of each other as shown in Fig. B.6.
2 4 6 8 10 12 14
4
6
8
10
12
14
16
18
20
Cpar
br
 (fF)
(C
s
w
 
+
 C
pa
r b
r) 
(fF
)
 
 
Practical
Theoretical
Fig. B.6: Practical and theoretical Csw, Cparbr combinations
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The intersection point between the two curves represents a physically realisable
Csw to enable the required percentage overlap which compensates for Cparbr . As in
Appendix B3, back calculating from the intersection point enables the corresponding
capacitor dimensions to be obtained.
This procedure is strongly advised as it avoids an endless iterative loop that can
otherwise result.
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